# PHIIIPS 

## COMPONENTS AND MATERIALS

PART 1 SEPTEMBER 1970

## Circuit blocks

## Input/output devices

## COMPONENTS AND MATERIALS

Part 1
September 1970

Circuit blocks 100 kHz Series
Circuit blocks 1-Series
Circuit blocks for ferrite core memory drive $C$
Circuit blocks 10-Series
Circuit blocks 20-Series
Circuit blocks 40-Series
Counter modules 50-Series
Norbits 60-Series, 61-Series
Circuit blocks 90-Series
Input/output devices

For comprehensive contents list see back

## DATA HANDBOOK SYSTEM

To provide you with a comprehensive source of information on electronic components, subassemblies and materials, our Data Handbook System is made up of three series of handbooks, each comprising several parts.
The three series, identified by the colours noted, are:

## ELECTRON TUBES (9 parts) BLUE <br> SEMICONDUCTORS AND INTEGRATED CIRCUITS (5 parts) RED <br> COMPONENTS AND MATERIALS (5 parts) <br> GREEN

The several parts contain all pertinent data available at the time of publication, and each is revised and reissued annually; the contents of each series are summarized on the following pages.
We have made every effort to ensure that each series is as accurate, comprehensive and up-to-date as possible, and we hope you will find it to be a valuable source of reference. Where ratings or specifications quoted differ from those published in the preceding edition they will be pointed out by arrows. You will understand that we can not guarantee that all products listed in any one edition of the handbook will remain available, or that their specifications will not be changed, before the next edition is published. If you need confirmation that the pusblished data about any of our products are the latest available, may we ask that you contact our representative. He is at your service and will be glad to answer your inquiries.

## ELECTRON TUBES (BLUE SERIES)

This series consists of the following parts, issued on the dates indicated.

## Part 1

Transmitting tubes (Tetrodes, Pentodes)

## Part 2

Tubes for microwave equipment

## Part 3

Special Quality tubes

## Part 4

Receiving tubes

## Part 5

Cathode-ray tubes
Photo tubes
Camera tubes

## Part 6

Photomultiplier tubes
Scintillators
Photoscintillators

## Part 7

Voltage stabilizing and reference tubes
Counter, selector, and indicator tubes
Trigger tubes
Switching diodes

## Part 8

T.V. Picture tubes

## Part 9

December 1969
Transmitting tubes (Triodes)
Tubes for R.F. heating (Triodes)

May 1970
January 1970
Associated accessories

February 1970

March 1970
Miscellaneous devices

April 1970
s
Photoconductive devices
Associated accessories

## June 1970

Radiation counter tubes
Semiconductor radiation detectors
Neutron generator tubes
Associated accessories
July 1970
Thyratrons
Ignitrons
Industrial rectifying tubes
High-voltage rectifying tubes
August 1970

## SEMICONDUCTORS AND INTEGRATED CIRCUITS (RED SERIES)

This series consists of the following parts, issued on the dates indicated.

## Part 1 Diodes and Thyristors

General
Signal diodes
Tunnel diodes
Variable capacitance diodes
Voltage regulator diodes

## Part 2 Low frequency; Deflection

General
Low frequency transistors (low power)
Low frequency power transistors

## Part 3 High frequency; Switching

## General

High frequency transistors

## Part 4 Special types

## General

Transmitting transistors
Field effect transistors
Dual transistors

## Part 5 Integrated Circuits

## General

Digital integrated circuits
FC family; standard temperature range
FC family; extended temperature range
FD family
FJ family; standard temperature range

September 1970
Rectifier diodes
Thyristors, diacs, triacs
Rectifier stacks
Accessories
Heatsinks
October 1969
Deflection transistors
Accessories

November 1969
Switching transistors
Accessories
December 1969
Diodes and transistors for thick-and thin-film circuits
Photo devices
Accessories
February 1970
Linear integrated circuits

## COMPONENTS AND MATERIALS (GREEN SERIES)

This series consists of the following parts, issued on the dates indicated.

## Part 1 Circuit Blocks, Input/Output Devices

September 1970

Circuit blocks 100 kHz Series
Circuit blocks 1-Series
Circuit blocks 10-Series
Circuit blocks 20-Series
Circuit blocks 40-Series
Counter modules 50-Series
Norbits 60-Series, 61-Series

Circuit blocks 90-Series
Circuit blocks for ferrite core memory drive
Input/output devices

Part 2 Resistors, Capacitors
Fixed resistors
Variable resistors
Non-linear resistors
Ceramic capacitors

November 1969
Polycarbonate, paper, mica, polystyrene capacitors
Electrolytic capacitors
Variable capacitors

Part 3 Radio, Audio, Television
FM tuners
Coils
Piezoelectric ceramic resonators and filters
Loudspeakers
Electronic organ assemblies

January 1970
Television tuners
Components for black and white television Components for colour television Deflection assemblies for camera tubes Audio and mains transformers

## Part 4 Magnetic Materials, White Ceramics

March 1970

Ferrites for radio, audio and television
Ferroxcube potcores and square cores Microchokes

Ferroxcube transformer cores
Piezoxide
Permanent magnet materials
Part 5 Memory Products, Magnetic Heads, Quartz Crystals,

June 1970
Microwave Devices, Variable Transformers,
Electro-mechanical Components

Ferrite memory cores
Matrix planes, matrix stacks
Complete memories
Magnetic heads

Quartz crystal units, crystal filters
Isolators, circulators
Variable mains transformers
Electro-mechanical components

Technology relating to the products described in this publication is shared by the following firms.

Argentina
FAPESA I.y.C.
Melincué 2594
Tel. 50-9941/8155
BUENOS AIRES

## Australia

Philips Electrical Pty. Ltd.
Miniw tt Electronics Division
20, Herbert St.
Tel. 43-2171
ARTARMON, N.S.W.

## Austria

WIVEG
Prinz Eugenstrasse 32
Tel. 651621
1041 WIEN

## Belgium

M.B.L.E.

80, rue des Deux Gares
tel. 230000
BRUXELLES 7

## Brazil

IBRAPE S.A.
Rua Manoel Ramos Paiva 506
Tel. 93-5141
SAO PAULO
Canada
Philips Electron Devices
116 Vanderhoof Ave.
Tel. 425-5161
TORONTO 17, Ontario
Chile
Philips Chilena S.A.
Av. Santa Maria 0760
Tel. 394001
SANTIAGO

## Columbia

SADAPE S.A
Calle 19, No. 5-51, Offs. 302/306
Tel. 422-175
BOGOTA D.E. 1

## Denmark

Miniwatt A/S
Emdrupvej 115
Tel. 691622
K $\varnothing$ BENHAVN NV

## Finland

Oy Philips A.B.
Elcoma Division
Kaivokatu 8
Tel. 10915
HELSINKI 10

## France

R.T.C.

La Radiotechnique-Compelec
Avenue Ledru Rollin 130
Tel. 797-99-30
PARIS 11

## Germany

VALVO G.m.b.H.
Valvo Haus
Burchardstrasse 19
Tel. (0411) 339131
2 HAMBURG 1

Greece
Philips S.A. Hellénique
Service Division
54, Av. Syngrou
ATHENES

## Hong Kong

Philips Hong Kong Ltd.
Components Dept.
St. George's Building, 21st Fl.
Tel. K-428205
HONG KONG

## India

INBELEC Div. of
Philips India Ltd.
Band Box Building
254-D, Dr. Annie Besant Road
Tel. 4533 86, 4564 20, 452986
Worli, BOMBAY 18 (WB)

## Indonesia

P.T. Philips-Ralin Electronics

Elcoma Div.
Djalan Gadjah Mada 18
Tel. 44163
DJAKARTA

## Ireland

Philips Electrical (Ireland) Pty.
Newstead, Clonskeagh
Tel. 693355
DUBLIN 6

## Italy

Philips S.p.A.
Sezione Elcoma
Piazza IV Novennbre 3
Tel. 69.94
MILANO

## Japan

I.D.C.C. Ltd.

Kokusai Building, 7th floor
Marunouchi
Tel. (213) 6751.7
TOKYO

## Mexico

Electronica S.A. de C.V.
Varsovia No. 36
Tel. 5-33-11-80
MEXICO 6, D.F.
Netherlands
Philips Nederland N.V.
Afd. Elonco
Boschdijk, VB
Tel. (040) 433333
EINDHOVEN

## New Zealand

EDAC Ltd.
70-72 Kingsford Smith Street
Tel. 873159
WELLINGTON

## Norway

Electronica A/S
Middelthunsgate 27
Tel. 463970
OSLO 3

## Peru

CADESA
Av. Abancay 1176
Offs. 606-607
Tel. 77317

## Portugal

Philips Portuguesa S.A.R.L.
Rua Joaquim Antonio de Aguiar 66
Tel. 68 31 21/9
LISBOA
South Africa
EDAC (Pty) Ltd.
South Park Lane
New Doornfontein
Tel. 24/6701-2
JOHANNESBURG
Spain
COPRESA S.A.
Balmes 22
Tel. 2320300
BARCELONA 7

## Sweden

ELCOMA A.B.
Lidingövägen 50
Tel. 08/67 9780
10250 STOCKHOLM 27

## Switzerland

Philips A.G.
Edenstrasse 20,
Tel. 051/44 2211
CH-8027 ZUERICH
Taiwan
Philips Taiwan Ltd.
P.O. Box 22978

Tel. 559742
TAIPEI

Turkey
Türk Philips Ticaret A.S.
EMET Department
Gümüssuyu Cad. 78-80
Tel. 45.32.50
Beyoglü, ISTANBUL
United Kingdom
Mullard Ltd.
Mullard House
Torrington Place
Tel. 01-580 6633
LONDON W.C. 1

## United States

Amperex Electronic Corp.
Electron Tubes Div.
Tel. 516 WE 1-6200
HICKSVILLE N.Y.
Sem. and Microcircuits Div.
Tel. 401-762-9000
SLATERSVILLE R.I. 02876
Electronic Components Div.
Tel. 516-234-7000
HAUPPAGE N.Y.

## Uruguay

Luzilectron S.A.
Rondeau 1567, piso 5
Tel. 94321
MONTEVIDEO

## Venezuela

C.A. Philips Venezolana

Elcoma Department
Colinas de Bello Monte
Tel. 72.01.51
CARACAS

## Preface

Circuit blocks offer their user a number of important advantages; paramount among these are simplicity and greater reliability at lower cost. Principally for these reasons they have gained almost universal acceptance among designers and manufacturers of electronic equipment.

We have developed a comprehensive range of circuit blocks, ranging in capability from low-speed industrial logic to medium-speed computer logic functions.
This part of the Handbook gives the essential operational information about the various series of our circuit blocks. There is one chapter for each series; at the end of each chapter the user will find the description of the appropriate accessories. The final chapter is devoted to input/output devices.

The fundamentals of logic circuits and the use of functional blocks therein are discussed in the publication Logic Elements in Digital Equipment (No. 32/048). Our engineering staff will also be pleased to furnish supplementary information or application assistance on request.

## Circuit blocks

100 kHz Series

## |IIIII



## INTRODUCTION

A circuit block is a small encapsulated unit containing a basic electronic circuit, designed to accept and operate upon a specific type of input signal and to produce a specific type of electrical output. A number of different blocks can be combined to form larger parts of an electronic digital system.

In this series the following units and assembled panels are available:

| description | colour | abbreviation | catalog number | page |
| :---: | :---: | :---: | :---: | :---: |
| Flip-flop | red | FF1 | 272200100001 | A57 |
| Flip-flop | red | FF2 | 272200100011 | A61 |
| Flip-flop | red | FF3 | 272200100021 | A65 |
| Flip-flop | red | FF4 | 272200100031 | A69 |
| Dual 3-input negative gate | orange | 2.3 Nl | 272200101001 | A73 |
| Dual 2 -input negative gate | orange | 2.2 Nl | 272200101011 | A75 |
| Dual 3-input positive gate | orange | 2.3 Pl | 272200102001 | A77 |
| Dual 2 -input positive gate | orange | 2.2 Pl | 272200102011 | A79 |
| Dual pulse logic | orange | $2 . \mathrm{PL1}$ | 272200103001 | A81 |
| Dual pulse logic | orange | 2.PL2 | 272200103011 | A85 |
| Emitter follower/inverter amplifier | yellow | EFl/IAl | 272200107001 | A89 |
| Dual emitter follower | yellow | $2 . \mathrm{EF} 1$ | 272200105001 | A91 |
| Dual inverter amplifier | yellow | 2.IAl | 272200106001 | A95 |
| Dual emitter follower | yellow | 2.EF2 | 272200105011 | A99 |
| Dual inverter amplifier | yellow | 2.IA2 | 272200106011 | A103 |
| Dual gate inverter | yellow | $2 . \mathrm{GI} 1$ | 272200108001 | B31 |
| Pulse shaper | green | PS1 | 272200111001 | A107 |
| Pulse shaper | green | PS2 | 272200111011 | All1 |
| Positive reset unit | blue | PR1 | 272200122001 | All7 |
| One-shot multivibrator | green | OS1 | 272200110001 | A121 |
| One-shot multivibrator | green | OS2 | 272200110011 | A125 |
| Pulse driver | green | PD1 | 272200113011 | A131 |
| Printed-wiring board for PD1 |  | PDA1 | 432202634710 | A181 |
| Power amplifier | - | PAl | 272203200011 | A137 |
| Printed-wiring board for PA1 |  | PAAI | 432202633630 | A179 |
| Decade counter | - | DC1 | 272200900001 | A141 |
| Dual decade counter | - | 2.DCA2 | 272200900011 | A147 |
| Reversible counter | - | BCA1 | 272200900021 | A153 |
| Decade counter and numerical indicator tube driver assembly |  | DCA3 | 272200900031 | A 159 |
| Dual :s merical indicator tube driver assembly |  | 2.ID1 | 272200905001 | A167 |

A number of static input and output devices can be used in conjunction with 100 kHz circuit blocks, see chapter "INPUT/OUTPUT DEVICES"

For power supplies, printed-wiring boards, etc. see section "ACCESSORIES FOR CIRCUIT BLOCKS 100 kHz SERIES"

## ADVANTAGES OF CIRCUIT BLOCKS

Some of the outstanding advantages of circuit blocks are:

- saving of time and effort in the development and manufacture of electronic equipment;
- saving of handling, mounting and testing costs in manufacture;
- high and constant quality level;
- simplification of stock-keeping and ordering;
- rationalisation through standardised units.


## FIELDS OF APPLICATION

Circuit blocks can in general be used in all digital data-handling equipment, such as for:

- signalling; - measuring and testing;
- computing;
- data handling;
- controlling;
- laboratory uses.

For detailed design and application information section "Some Practical Circuits", should be consulted.

## CONSTRUCTION



Fig. 1 Dimensional drawing of the circuit block
The dimensions' of all 100 kHz circuit blocks are approximately $54 \mathrm{~mm} \times 24 \mathrm{~mm}$ x 11 mm (see fig.1). Out of one side of $54 \mathrm{~mm} \times 11 \mathrm{~mm}$ emerge ten wire terminals of 0.7 mm diameter and 15 mm length. The distances between the wires are $5.08 \mathrm{~mm}(0.2 \mathrm{in})$ in accordance with the I.E.C. standard hole grid for printed-wiring boards.

The blocks are colour-coded, a different colour being used for each group of functions.


Fig. 2 Cut-away view of a circuit block

The construction of a 100 kHz circuit block can easily be seen in the cut-away view of Fig. 2.

The electronic components, of which the circuit is made up (transistors, diodes, resistors, capacitors) are mounted on a printed-wiring board. This board is provided with plated-through holes to ensure reliable joints due to the large contact area of soldered contacts. The connecting leads are also mounted on the printed-wiring board.
Protection against mechanical shock and vibration is provided by the resilient potting compound, whilst atmospheric influences are excluded by the sealing compound, by which the synthetic resin case is hermetically closed.
For the sake of reference the connecting leads are numbered 1 to 10 .

## DESIGN CONSIDERATIONS AND RELIABILITY

The main problem in the design of electronic equipment is to attain an optimum level of reliability. The effective functional reliability of an electronic apparatus is - once a given circuit has been determined - exclusively dependent on the stability of the characteristics of the circuit components during their lives.

Though the drift of the characteristics of the present-day components has already been brought down to a very low value, the circuit has to be designed so as to be capable of accepting the still remaining drift. This factor and the nominal spread in the component values determines the total spread to be reckoned with during life.

A very safe design can be achieved by adopting the so-called "worst-case design" principle, in which these total spreads in their most unfavourable combination are taken as a design basis. As far as systematic failures are concerned, these considerations lead to a very safe circuit.
Generally, the performance of a circuit, designed on this basis, is rather poor, however, because of the extreme tolerance combinations that have been taken into account. On the other side, the probability that these extreme combinations occur is practically nil, the probability of "survival" of the circuit element being completely dependent on sudden failures, which are mostly of a non-systematic and catastrophic nature.

The choice of the components in the circuit blocks, the provisions taken in the manufacture of these components, as well as the special protective measures lead to a strong reduction of such sudden failures. Furthermore, a very safe electronic design procedure is followed, applying all available knowledge on the specific statistic behaviour of the components. In this way units with a high standard of reliability, a long life and a high electronic performance are obtained.

It stands to reason that a good performance of the circuit blocks can only be guaranteed, if the user, in his turn, sticks to the operating conditions given by the manufacturer. These operating conditions and guarantee, which apply to all types of circuit block, are given below.

## CHARACTERISTICS

Besides passive network elements (resistors, capacitors), only semiconductor devices are incorporated in the circuit blocks, viz. transistors, Ge-diodes and Si -diodes. As a result the inherent advantages of these semiconductors are reflected in the properties of the circuit blocks, such as low supply voltages and small power dissipation.

The standard supply voltage of the circuit blocks is +6 V and/or -6 V , so that no special measures with respect to insulation and protection need be taken.

The power dissipation of the blocks is so small (20 to 100 mW ) that no special precautions are necessary with regard to cooling.

The 100 kHz circuit blocks are guaranteed to work properly at the maximum speed of operation under maximum load conditions as given in the Data sheets in the temperature range of $-20^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}\left(-4^{\circ} \mathrm{F}\right.$ to $\left.+140^{\circ} \mathrm{F}\right)$.
For storage the temperature limits of $-25^{\circ} \mathrm{C}$ and $+75^{\circ} \mathrm{C}$ must not be exceeded.
Though the circuit blocks function reliably at any combination of the margins given with respect to supply voltage and ambient temperature, the maximum operational safety margin and the maximum life can be expected by operating the units as closely as possible to the given nominal values of +6 V and -6 V for the supply voltages and $25^{\circ} \mathrm{C}$ ( $77{ }^{\circ} \mathrm{F}$ ) for the ambient temperature.

Apart from some output devices the circuit blocks are designed for an operational speed of 100 kHz . Because of the large safety margin that has already been taken into account, no further speed-derating is necessary.

## TEST SPECIFICATIONS

Before and during manufacture samples of circuit blocks are regularly subjected to the following tests.
(1) Shock test and vibration test according to method 202A and 201A of MLL-STD202, terminals tested on strength, tests on mounting, soldering, lacquer and coding.
(2) corrosion test (salt haze), according to method 101A of MIL-STD-202 (condition B, 48 hours).
(3) temperature cycling test, according to method 102A of MIL-STD-202 (5 cycles from $-25^{\circ} \mathrm{C}$ to +65 oC ).
(4) dip test, according to method 104A of MIL-STD-202 (2 cycles $65^{\circ} \mathrm{C} / 20^{\circ} \mathrm{C}$, condition $\mathrm{B}, \mathrm{NaC} 1)$.
(5) accelerated humidity test, according to method 106A of MIL-STD-202 (10 cycles $65{ }^{\circ} \mathrm{C}$ ).
(6) Long-term humidity test (units -not operating), according to I.E.C.68, C IV ( $40^{\circ} \mathrm{C}$, relative humidıcy: $90 \%$ to $95 \%$, duration longer than 2000 hours, functional marginal measurements after 250, 1000 etc. hours).
(7) as item 6, but units operating under the most unfavourable electrical conditions.
(8) long-term test at max. temperature ( $60^{\circ} \mathrm{C}$ ), units operating under the most unfavourable electrical conditions. Duration and measurements as item 6.

## THE DESIGN OF A CIRCUIT WITH CIRCUIT BLOCKS

## BLOCK DIAGRAM

The growing complexity of the electronic system of to-day calls for a simple logical unambiguous way of representation in the system circuit diagram. Effective use is made of a block diagram, in which each symbol represents a specific unit function, which may represent a system component of different complexity. Such a block in the diagram may denote, for instance, anything between a complete production plant and a small basic electronic function, such as a flip-flop, a gate circuit etc. The latter can be considered as basic subassemblies for electronic systems. The circuit blocks belong to this category, each type representing a single functional element or a combination of two of such elements.

## BASIC LOGIC SYMBOLS

When a logic circuit is to be designed, whether it should be equipped with circuit blocks or any other elements, it may be useful to make up a block diagram without paying any attention to the technical set-up for the time being. In such a block diagram use can be made of symbols of purely functional elements, some of which are shown in Fig. 3 .


Fig.3. Symbols for logic circuits
a. bi-stable multivibrator (flip-flop)
b. mono-stable multivibrator (one-shot)
c. a-stable multivibrator
d. and-gate
e. or-gate
f. non-inverting amplifier
(emitter-follower)
h. inverter
i . and-gate with emitter follower
$j$. or-gate with inverter

From the symbols in Fig. 3 only the and-gate, the or -gate and the inverter perform a purely logic function. According to the Boolean algebra the relations between the output signal and the input signal of these elements are as follow 3 :

AND-gate: (Fig.3d) : P = A . B . C . ............ . N
OR-gate: (Fig.3e): $P=A+B+C+\ldots \ldots \ldots . .+N$
Inverter (Fig.3h): P = $\overline{\mathrm{A}} \quad\left(\overline{\mathrm{A}}=\right.$ "NOT $\left.\mathrm{A}^{\prime}\right)$
A, B, C etc. can attain the values " 0 " (no signal) and " 1 " (signal). It should be remembered, that in terms of Boolean algebra $1+1=1$, so that the value of P in the OR-gate can never exceed 1 . The action of the inverter is such, that an input signal " 0 " produces an output signal " 1 ", or the reverse ( $\overline{0}=1, \overline{1}=0$ ).

## VOLTAGE LEVELS AND SIGNAL VALUES

In a binary system two discrete states can be distinguished, to which the logical values " 0 " and " 1 " are assigned. In electronic circuits these values are commonly allocated to the output voltage(s) of a flip-flop, which, in the case of circuit blocks, are approximately 0 V and $0.7 \mathrm{~V}_{\mathrm{N}}$ or more negative $\left(\mathrm{V}_{\mathrm{N}}\right.$ being the negative supply voltage).
Since it is immaterial, whether one of these voltage levels is indicated by " 0 " or " 1 ", or vice versa, they are denoted by "negative low" (approx. 0 V ) and "negative high" (0.7 $\mathrm{V}_{\mathrm{N}}$ or more negative).

## COMBINATION OF LOGIC SYMBOLS

When Boolean functions of a more complex character than those of the AND-gate, the OR-gate or the inverter are dealt with, combinations of these elements must be used. As an example the function $P=\overline{A \cdot(B+C)}$ will be considered. This function is performed by the following logic circuit (Fig.4).


Fig.4. Logic circuit for obtaining the function $P=\overline{A \cdot(B+C)}$.
In some cases, and specially when a particular arrangement cannot be used for technical reasons, another arrangement can be found by converting the function into an equivalent function, whereby the rules of Boolean algebra may come in useful. The function $P=\overline{\mathrm{A} \cdot(\mathrm{B}+\mathrm{C})}$ can be converted into the function $\mathrm{P}=\overline{\mathrm{A}}+\overline{\mathrm{B}} \cdot \overline{\mathrm{C}}$, which corresponds to the logic circuit of Fig.5. From the table below, in which all combinations of $\mathrm{A}, \mathrm{B}$ and C are considered, it can easily be seen that the functions $P=\overline{A \cdot(B+C)}$ and $P=\bar{A}+\bar{B} \cdot \bar{C}$ are equivalent.


Fig.5. Logic circuit for obtaining the function $P=\bar{A}+\bar{B} \cdot \bar{C}$.
Table

| A | B | C | $\overline{\mathrm{A}}$ | $\overline{\mathrm{B}}$ | $\overline{\mathrm{C}}$ | $\mathrm{B}+\mathrm{C}$ | $\overline{\mathrm{B}} \cdot \overline{\mathrm{C}}$ | $\mathrm{A}(\mathrm{B}+\mathrm{C})$ | $\overline{\mathrm{A}(\mathrm{B}+\mathrm{C})}$ | $\overline{\mathrm{A}}+\overline{\mathrm{B}} \cdot \overline{\mathrm{C}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |

## RULES OF BOOLEAN ALGEBRA

The equations given below can be used advantageously to simplify and convert logic functions. They can easily be verified by making up tables as shown above.
$\mathrm{A}+0=\mathrm{A}$
A. $0=0$
$A+1=1$
A. $1=A$
$A+A=A$
$A+\bar{A}=1$
A. $A=A$
$\mathrm{A}+\mathrm{A} \cdot \mathrm{B}=\mathrm{A}$
A. $\overline{\mathrm{A}}=0$
$\mathrm{A}+\overline{\mathrm{A}} \cdot \mathrm{B}=\mathrm{A}+\mathrm{B}$
A. $(A+B)=A$
$A \cdot(B+C)=A \cdot B+A \cdot C$
$A \cdot(\overline{\mathrm{~A}}+\mathrm{B})=\mathrm{A} \cdot \mathrm{B}$
$(\mathrm{A}+\mathrm{B}) \cdot(\mathrm{C}+\mathrm{D})=\overline{\overline{\mathrm{A}} \cdot \overline{\mathrm{B}}+\overline{\mathrm{C}} \cdot \overline{\mathrm{D}}}$
$(A+B) \cdot(A+C)=A+B \cdot C$
$A+B+C+\ldots \ldots \ldots \ldots+N=\overline{\bar{A} \cdot \bar{B} \cdot \bar{C} \ldots \ldots \ldots . \overline{\mathrm{N}}}$
A.B.C..............N $=\overline{\bar{A}+\bar{B}+\bar{C} \ldots \ldots \ldots+\bar{N}}$
$\overline{\mathrm{A}}+\overline{\mathrm{B}}+\overline{\mathrm{C}}+\ldots \ldots \ldots \ldots \ldots+\overline{\mathrm{N}}=\overline{\mathrm{A} \cdot \mathrm{B} \cdot \mathrm{C} \ldots \ldots \ldots \ldots \cdot \mathrm{N}}$
$\overline{\mathrm{A}} \cdot \overline{\mathrm{B}} \cdot \overline{\mathrm{C}}$ $\bar{N}=\overline{A+B+C \ldots \ldots \ldots+N}$

## SYMBOLS FOR CIRCUIT BLOCKS

After the block diagram with logic symbols has been made up, the logic symbols should be translated into circuit blocks. To this end a wiring diagram is made in which the logic symbols are replaced by symbols representing the corresponding circuit blocks. The latter symbols, recommended for this purpose, are given in the Data Sheets of the circuit blocks. Each of these symbols consists of a rectangle, in which the type of circuit block and the connections are indicated (Fig.6). Since also the reference numbers of the connecting leads are indicated in the symbol, the equipment can be constructed directly from the circuit block diagram.


Fig.6. Typical symbol of a circuit block (FF1).
In Fig. 7 an example is given of how logic symbols can be combined so as to obtain an arrangement that can be built up from circuit blocks. In this figure the convention "negative low" = "0" and "negative high" = " 1 " has been adopted, which involves, that the AND-operation is performed by an N-gate and the ORoperation by a P-gate (see under "Gates" in section "Operational Notes").


Fig.7. Translation of logic functional symbols into circuit block symbols.

## THE LOADING TABLE

Since the loadability of circuit blocks is limited, they may not be arranged arbitrarily. A circuit block diagram, made up from a diagram with logic symbols, should be carefully checked on the basis of the Loading Table.
From this table the number of units that can be driven by any other unit can be taken. When a unit has output terminals with different loadability these data are given separately.
It may be noted that the Loading Table is made up for combinations of units under supply voltage tolerances of $\pm 5 \%$, whilst part of the earlier types of blocks (see data sheets) allow for a supply voltage tolerance of $\pm 10 \%$.
The gain in performance obtained at those reduced tolerances has been taken into account in the table. In those cases where a proper functioning is assured a pulse rise time of $0.7 \mu \mathrm{~s}$ has also been calculated with, though $0.4 \mu \mathrm{~s}$ has been prescribed earlier. The result is an overall improvement in loadability in the Loading Table compared with earlier publications.
In the case of amplifier units, the output data are dependent on the input driving signal; for these units the loadability is given for different preceding units or preceding chain of units.
The EF 2 is especially suited to drive a common-emitter stage; for this combination the loadability is also given.
The number of negative gates ( N 1 ) which can be driven by any other unit at a "negative low" output level, depends, due to diode leakage current, on the number of other gate inputs which are at a "negative high" level. In this Loading Table the assumption is made that three other inputs of each driven gate are at a "negative high" level.
If not indicated separately in the Loading Table all N and P terminals of each unit are connected to $\mathrm{V}_{\mathrm{N}}$ respectively $\mathrm{V}_{\mathrm{P}}$.
The general set-up of the Loading Table is elucidated in the diagram given below.


Fig.8. Diagram to explain the Loading Table.

If a specific combination of circuit blocks appears to be inadmissible, it should be rearranged into a permissible combination. Boolean algebra can be used for this purpose.

In some cases a loading, differing slightly from that given in the Loading Table, may be possible.
In this case it must be carefully checked, whether the input signal requirements of the driven units do not exceed the given corresponding output data of the driving unit. It also should be considered that the limiting values of the input signals of the driven unit are never exceeded.
This concerns the values of voltage levels, currents and switching times, which can be derived from the data sheets.

## SOME PRACTICAL CIRCUITS

In this section some practical examples are given for the application of 100 kHz circuit blocks. Since most circuit blocks comprise twin units or two separate functional units in certain cases only half the symbol is given.

For the sake of simplicity the supply lines are not drawn in many of the figures given below. Normally the N terminals are connected to the -6 V supply, the P terminals to the +6 V supply and the E terminals to earth (common to both supply voltages). If a supply terminal should not be connected to the corresponding supply line this is indicated by "n.c." (not connected).

In the applications given the following convention is adopted:

$$
\begin{aligned}
& \text { "negative low" }=\text { binary "0" } \\
& \text { "negative high" }=\text { binary " } 1 \text { ". }
\end{aligned}
$$

According to this convention a Negative gate (2.3N1 or 2.2 N 1 ) is employed to perform the logical AND operation and a Positive gate ( 2.3 Pl or 2.2 Pl ) to perform the logical OR operation (see Operational Notes).

SCALERS


Fig.9. Scaler of 16 (Binary counter with 4 flip-flops)
Below some scalers are given in which pulse feed-back is applied to obtain a dividend that is not a power of 2 .


Fig.10. Scaler of 3


Fig.11. Scaler of 5


Fig.12. Scaler of 6


Fig.13. Scaler of 10 (decimal counter)
Fig.l3. Scaler of


Fig.14. Scaler of 12

Apart from the above mentioned pulse feedback principle also an intermediate gate can be used to skip a number of positions in order to attain scalers of dividends that are no powers of 2 . The advantages of this type of circuit is that spurious pulses, as occurring at the output of the scaler with pulse feedback, are avoided. An example of a decimal counter designed on this principle is given below.


Fig.15. Decimal counter, maximum speed 60 kHz
For a speed of 100 kHz the resistor in the 2 Nl block must be shunted externally by a $12 \mathrm{k} \Omega \pm 5 \%$ resistor or the 2 Nl must be replaced by a circuit block 2.IAl, connected to perform the same gate function.


Fig.16. Decimal counter, maximum speed 100 kHz


Fig.17. Time code frequency divider

## MULTIPLE INPUT GATES



Fig.18. 6-input N-gate composed of one 2.3 Nl


Fig.19. 5 -input N-gate composed of one 2.3 N 1


Fig. 20. 10 -input N -gate composed of one 2.3 Nl and one 2.2 N 1


Fig.21. 11-input N-gate composed of two 2.3 Nl 's


Fig.22. 8 -input N -gate composed of one 2.3 N 1 and half a 2.2 N 1 .


Fig.23. A count of $n$ in the decimal counter produces a " 1 " signal at the output n at the right. All N, E and P terminals of the flip-flops should be connected to the corresponding supply lines .

## PRESET COUNTERS



Fig.24. General purpose circuit. An output voltage is produced when the decimal counter stores the number chosen by means of the 10 -position 4 -wafer switch. The circuit may also be used for the determination of a time interval by counting cycles of an alternating voltage, e.g. the mains.


Fig.25. Simplified circuit for special applications. An output signal is produced when the decimal counter has reached the number chosen by means of the 10 -position 3 -wafer switch. When this number is exceeded the output signal may stay or recur. This phenomenon makes the circuit only useful for those applications in which these spurious signals do not interfere.


Fig. 26. When the counter consists of several decades, it may be preselected by as many 10 -position switches. The gates are combined to one gate. The circuit may also be of the 3 -wafer switch type, as shown in Fig. 19.


Fig.27. Preset counter with multiple programmes. More than one set of switches and gates may be connected to the same counter. Every output gives a signal when the counter has reached the number set by its associated switches. The switches may be of the 3 or 4 -wafer type.

SHIFT REGISTERS


Fig.28. Shift register
Binary information, applied to the input terminals in complementary form, is shifted bit after bit into the register by means of the shift pulse. Set or Reset signals can be applied in parallel to the corresponding $W$ terminals in the usual way (see Set and Reset circuits).
The outputs of the last FF2 can be connected crosswise to the gate inputs of the first ( $Q_{1}$ to $G_{2}$ and $Q_{2}$ to $G_{1}$ ). A given information stored in the register will now circulate through it by means of the clock pulse.
By connecting the outputs of the last FF2 directly to the gate inputs of the first ( $Q_{1}$ to $G_{1}$ and $Q_{2}$ to $G_{2}$ ) scalers can be made which can very easily be decoded and preset; with 5 FF2's, e.g. a decimal counter can be made.


Fig.29. Bi-directional shift register
The circuit of Fig. 28 can easily be converted into a bi-directional shift register by adding additional input pulse gates as incorporated in the unit 2.PL1. The information in the register can be shifted in both directions dependent on the input to which the shift pulse is applied. In the same way bi-directional decimal counters can be made according to the principle as indicated above.

The diodes, incorporated in the 2.PL1 (inputs $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ ) can be used for negative Set or Reset signals.

DRIVE CIRCUITS FOR SHIFT REGISTERS


Fig. 30


Fig. 31


Fig. 32

## SET AND RESET CIRCUITS

A system in which flip-flops are used, often requires a means for setting or resetting. This can be realised as indicated in the figures below.


Fig. 33

Input signal for resetting:
Driving unit:
Maximum number of flip-flops: 1 1
" 0 " (negative low)
FF1, FF2, IA1, IA2, PS1 or OS1


Fig. 34

Input signal for resetting:
Driving unit:
Maximum number of flip-flops:
" 1 " (negative high)
N -gate or $\mathrm{N}-\mathrm{P}$ gate sequence 1

A simple circuit for resetting flip-flops by a flip-flop FFl is given in the figure below.


Fig. 35
Resetting takes place on a positive voltage step at the Q terminal of the drving flip-flop.

When a large number of flip-flops has to be controlled, the following arrangement can be used.


Fig. 36
The circuit of Fig. 36 can be driven by one of the circuits given below.


Fig. 37

| Input signal for resetting: | " 0 "' (negative low) |  |  |
| :--- | :---: | :---: | :---: |
| Driving unit | FF1, FF2, IA1, IA2, PS1 or OS1 | N1 | N1-P1 |
| Value of resistor $\mathrm{R}_{1}$ in $\Omega$ |  |  |  |
| $\pm 5 \%{ }^{1}$ ) | 82 | $150(82)$ | $330(200)$ |
| Max. number of flip-flops ${ }^{1}$ ) | 32 | $15(32)$ | $5(10)$ |

1) The values between brackets apply to the circuit without the anti-bottoming connection (EF2-M terminal to collector ASY27). Consequently this circuit is for low speed operation only.
**) See Fig. 45 .


Fig.38. (Low speed operation only)
Input signal for resetting: " 0 " (negative low)
Driving unit:
FF1, FF2, IA1, IA2, OS1 or PS1
Maximum number of flip-flops: 32


Fig. 39
$\begin{array}{ll}\text { Input signal for resetting: } & \text { "1" (negative high) } \\ \text { Driving unit: } & \text { FF1, FF2, IA1, IA2, OS1 or PS1 } \\ \text { Maximum number of flip-flops: } & 32\end{array}$


Fig. 40

Input signal for resetting:
Driving unit:
Maximum number of flip-flops:
"1" (negative high)
N1, N1-P1, IA1, IA2 or PS1
32

## AMPLIFIER CIRCUITS FOR GATE SIGNALS



Fig.41. $\mathrm{I}_{\text {load }}=\max .5 .5 \mathrm{~mA}$


Fig.42. $\mathrm{I}_{\text {load }}=\max .5 .5 \mathrm{~mA}$


Fig.43. Iload $=\max .13(29) \mathrm{mA}^{1}$ )


Fig.44. Iload $=\max .35(50) \mathrm{mA}^{1}$ )


Fig.45. In the circuits given the transistor ASY27
can be replaced by the EF1 circuit.

1) The values between brackets apply to the circuit without the anti-bottoming connection (EF2-M terminal to collector ASY27). Consequently this circuit is for low speed operation only.
*) In case of inductive load.
**) See Fig. 45 .

## AMPLIFIER CIRCUITS



Fig. 46
Driving circuit: FF1, FF2, IA1, IA2, OS1 or PS1
$I_{\text {load: }}$
$\max .70$ (85) $\mathrm{mA}^{1}$ )


Fig. 47
Driving circuit: FF1, FF2, IA1, IA2, OS1 or PS1 Iload: max. 85 mA


Fig. 48
Driving circuit: FF1, FF2, IA1, IA2, OS1 or PS1 Iload: max. 85 mA
${ }^{1}$ ) The values between brackets apply to the circuit without the anti-bottoming connection (EF2-M terminal to collector ASY27). Consequently this circuit is for low speed operation only).
*) In case of inductive load.
**) See Fig. 45 .


Fig. 49
Driving circuit: N1, N1-P1, IA1, IA2, PS1
Iload: $\quad \max .70 \mathrm{~mA}$

## POWER AMPLIFIER CIRCUITS



Fig.50. $\mathrm{I}_{\text {load }}=\max .250 \mathrm{~mA}$


Fig. 51. $\mathrm{I}_{\text {load }}=\max .300 \mathrm{~mA}$
*) In case of inductive load
**) The transistors have to be mounted on a heatsink (see relevant transistor data).


Fig.52. $\mathrm{I}_{\text {load }}=\max .300 \mathrm{~mA}$


Fig. 53

| Voltage | $-\mathrm{V}_{\mathrm{m}}$ | $12 \mathrm{~V} \pm 15$ \% | $24 \mathrm{~V} \pm 15 \%$ |  |
| :---: | :---: | :---: | :---: | :---: |
| Resistors | $\mathrm{R}_{1}$ | $470 \Omega \pm 5 \%, 1 \mathrm{~W}$ | $2.4 \mathrm{k} \Omega \pm 5 \%$, | 0.5 W |
|  | $\mathrm{R}_{2}$ | $68 \Omega \pm 5 \%, 5 \mathrm{~W}$ | $150 \Omega \pm 5 \%$, | 10 W |
| Input current | $-\mathrm{I}_{\text {in }}$ | min. 35 mA | min. 13.5 mA |  |
| Load current | Iload | max. 2.6 A | max. 2.6 A |  |
| Driving circuits |  | Fig. 44 to 49 | Fig. 43 to 49 |  |

If there is a preference to use an output transistor ASZ17 or ASZ18 instead of the ASZ16, the stated maximum load current $\mathrm{I}_{\text {load }}$ has to be multiplied by 0.6 .

[^0]
## PHOTO-ELECTRIC PICK-UPS

With a circuit block PS1 very simple photo-electric pick-ups can be made. For the output data of the circuits given below see the PS1 data sheet.


Fig. 54
Switching level:

Max. ambient temperature:
min. 13000 Lux (this lighting level can be achieved with a lens -end incandescent lamp of $2.2 \mathrm{~V} ; 0.25 \mathrm{~A}$ )
$60^{\circ} \mathrm{C}$


Fig. 55
Switching level:

Max. ambient temperature:
min. 3000 Lux (this lighting level can be achieved with a lens-end incandescent lamp of $2.2 \mathrm{~V} ; 0.25 \mathrm{~A}$ )
$60^{\circ} \mathrm{C}$ (only if the OAP12 and OC71 have been matched for proper leakage current compensation).

## OSCILLATOR CIRCUITS

With a circuit block PS1 it is possible to make square wave oscillator circuits as given in the figures below.


Fig.56. Crystal controlled oscillator circuit. For the output data of this circuit see the PS1 data sheet.


Fig.57. Relaxation oscillator circuit. The oscillator may be controlled by more control signals as indicated in the figure. A " 0 " (negative low) level on one of these inputs stops the oscillator.

For a capacitor value

$$
\begin{array}{ll}
\mathrm{C}=2500 \mathrm{pF} & \mathrm{f} \\
\mathrm{C}=250 \mu \mathrm{~F} & \mathrm{f} \\
\mathrm{C} & =\text { approx. } 100 \mathrm{kHz} \\
\mathrm{Cl} .1 \mathrm{~Hz}
\end{array}
$$

Output data:

| Output level "negative low" | Voltage | $-\mathrm{V}_{\mathrm{Q}}$ | $\max$. | 0.2 | V |
| :--- | :--- | :--- | :--- | ---: | :--- |
|  | Load current | $-\mathrm{I}_{\mathrm{Q}}$ | $\max$. | 1.2 | mA |
| Output level "negative high" | Voltage | $-\mathrm{V}_{\mathrm{Q}}$ | $\max$. | -0.7 | $\mathrm{~V}_{\mathrm{N}}$ |
|  | Load current | $\mathrm{I}_{\mathrm{Q}}$ | $\max$. | 0.3 | mA |

For further data see PS1 data sheet.

## OPERATIONAL NOTES

This chapter contains some general and specific remarks on the application of circuit blocks.

## FLIP-FLOP

## D.C. input signal

The flip-flops FF1, FF2, FF3 and FF4 can be set or reset on the W terminals by a negative or positive d.c. level. Attention should be paid to the W inputs being directly connected to the transistor base. When driven by a low-impedance source (e.g. the direct output of an emitter-follower or the negative power supply line) the transistor may be seriously overdriven and hence destroyed. The maximum permissible input current should therefore never be exceeded.

If the memory property of the flip-flop has to be maintained, the driving source should have a one-way action on the flip-flop; the source should therefore be connected tothe W terminal by means of a series diode (see p.A26: SET AND RESET CIRCUITS). In order to attain a correct cut-off voltage level for this diode, the emitter-follower units EF1 and EF2, which can be used as driving sources for the flip-flop, are provided with a tapped output. The voltage level on the tap has the required value if the emitter-follower is driven by a " 0 " (negative low) signal.
The EF 2 circuit block comprises the series diode ( $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ output terminals).

## Cascading of flip-flops

With n cascaded flip-flops FF1 or FF3 it is possible to construct frequency dividers with a dividend of $2^{\mathrm{n}}$. When such a chain of flip-flops is used for counting, the total counting capacity amounts to $2^{\mathrm{n}}$ as well.
By using a pulse feedback or gating principle it is possible to skip a given number of counts, so that with $n$ flip-flops any dividend up to $2^{n}$ can be obtained. When a dividend of N is required, the minimum number of flip-flops ( n ) can be derived from:

$$
2^{\mathrm{n}-1}<\mathrm{N} \leq 2^{\mathrm{n}}
$$

Pulse feedback is required when $N \neq 2^{n}$, so that $2^{\mathrm{n}} \mathrm{N}$ positions are skipped. The value of $2^{\mathrm{n}}-\mathrm{N}$ gives the indication to which flip-flop in the series the feedback should be applied. In Figs. 11 to 15 a few examples of FFl counters are given. The feedback pulse is supplied to the preceding flip-flops via a pulse gate circuit.

The value of the capacitor in this circuit is determined by the number of flipflops to which the feedback pulse has to be supplied, viz. approximately 500 pF per flip-flop.
Care should be taken, that the maximum permissible capacitive load of the flipflop that supplies the feedback pulse is not exceeded. The maximum capacitive loading of the FF1 is 2000 pF . For both Q terminals together when the FF1 is loaded during the negative as well as the positive transient of the pulse. If a 1500 pF series capacitor is used in the feedback path, 500 pF is left for external loading on that terminal (equivalent to another flip-flop). If more than four feedback paths are required, the signal may also be taken from one of the preceding flip-flops.
A disadvantage of this type of counter is that a spurious pulse occurs at the outputs of the flip-flops to which the feedback pulse is applied (see e.g. the output levels of the DC1 as given in the corresponding Data Sheet). If the occurrence of this pulse is not wanted an intermediate gate can be used as indicated in Fig. 15.
In Fig. 16b a similar type of decade counter is given, but now equipped with flip-flop FF3. With this FF3 however the intermediate gate has been built in the unit itself. The gate condition derived from the $4^{\text {th }}$ flip-flop is connected to the extended gate terminal of the $2^{\text {nd }} \mathrm{FF} 3$ via a diode.

## Shift registers

The flip-flops FF2 and FF4 are in principle equivalent to the FF1 and FF3circuits respectively, with the exception that the built-in input pulse gates can be controlled externally. In this way the switching of the unit, upon reception of a positive going voltage step on its A input is determined by the d.c. levels applied to its $G$ inputs. Thus the binary information presented to the $G$ inputs can be shifted into the flip-flops by the voltage step on A.
The pulse gates are opened by a "negative low" level and closed by a "negative high" level on the corresponding $G$ input.
It is to be noted that for proper working the $G_{1}$ and $G_{2}$ terminals may not be at a "negative low" level simultaneously.
The units 2.PL1 and 2.PL2 (Dual Pulse Logic) contain the input gate circuitry of the normal flip-flop FF1 and FF2, andFF3 and FF4 respectively. In this way it is possible by connecting these units to an FF1 and FF3 respectively to obtain a second A input on this unit. In combination with FF2's and FF4's respectively bi-directional shift registers can be made.
In the figures 28 and 29 examples are given of a uni- and a bi-directional shift register.

## GATES

## General

As mentioned before, it is immaterial which binary level is denoted by the logic value " 0 " or by " 1 ", since it has no influence whatsoever on the logic design of a circuit. However, confusion may arise when gate circuits are discussed. Many designers use the words AND and OR for the basic logic functions as well as for the electronic circuits that perform these specific logic operations. The notations AND and OR should, however, be restricted to logic operations, since one gate circuit can perform both the AND and OR operation, dependent on the designation of " 0 " and " 1 " to the voltage levels used.
For the above reasons the circuit blocks comprising gate circuits are denoted by "NEGATIVE GATE" and "POSITIVE GATE". The negative gate performs the AND operation on "negative high" signals and the OR operation on "negative low" signals, whilst the positive gate performs the OR operation on a "negative high" signal and the AND operation on a "negative low" signal (see Table below).

| Signal value "1" <br> assigned to: | Logic operation performed by |  |
| :---: | :---: | :---: |
|  | Positive gate | Negative gate |
| "Negative high" level | OR | AND |
| "Negative low" level | AND | OR |

Gate Sequence: Always negative gate - positive gate
Technically it is only possible to drive a positive ( P ) gate by a negative ( N ) gate. In the system where the "negative high" signal corresponds to binary " 1 ", the AND-OR sequence is therefore allowed only. This means that every OR-AND combination in the logic diagram should be converted into an AND-OR combination. An example of such a conversion was already given on page Al2. It may be convenient to remember that an AND-gate is an OR-gate for the signal of opposite polarity and vice versa. At the outputs of a flip-flop a signal and its complement are simultaneously present, so that no inverter need be used when the signal is taken from a flip-flop.

## Cascading of gates: no more than two

Cascading of more than two gates must generally be avoided. This is due to a large increase of the load on the driving unit when gates are connected in cascade, so that the signal level shift (signal loss) may amount to impracticable values.
An $\mathrm{N}-\mathrm{N}$ or $\mathrm{P}-\mathrm{P}$ gate sequence is generally not allowed; such a sequence can, however, always be replaced by one multiple N or P gate respectively.

After a signal has passed an N-gate or an N-P gate sequence, it must be restored by an inverter amplifier IA2, an emitter-follower EF2 or a pulse shaper PS1.

## Gates with multiple inputs

In many cases gates with more than three inputs may be required. Such a gate may be composed of any number of 2 - or 3 -input gates. The following rules should then be observed:

1. Interconnect the Q -outputs.
2. Connect the negative supply N only once for the whole gate, leaving the other terminals $\mathrm{N}_{1}$ or $\mathrm{N}_{2}$ floating.
3. If the newly composed gate would have more inputs than actually necessary leave the unused inputs floating.
4. A P-gate driven by an N -gate may have 25 inputs at maximum.
5. When part of the number of inputs of an N -gate are at " 0 " level and the other inputs at " 1 " level, the supply of the leakage currents of the diodes that are cut-off is distributed over the inputs at zero level. (The maximum of this leakage current is $40 \mu \mathrm{~A}$ for every input in the " 1 " position.) This may give rise to a considerable increase of the load at these inputs. (See also the corresponding Data Sheets.)
Examples of multiple-input gates are given in Figs. 18 to 22.

## Positive gates

The rules given above under 1,2 and 3 for N -gates also apply to P -gates. It must be noted, however, that, unlike the N -gate, the P -gate may load the driving stage at both binary levels.
The terminals $P_{1}$ or $P_{2}$ of the P -gate may be leftfloating when the following stage is already equipped with a resistor from the input to the positive supply voltage. This is the case with the inverter-amplifiers IA1 and IA2.
When a P-gate is driven by an N -gate, the number of P -gate inputs may not exceed 25 . On the other hand, an N -gate may be loaded by only one P -gate.

More than one gate driven by more than one flip-flop
The Loading Table indicates the number of gates with which the other circuit blocks may be loaded. It should be remembered, however, that an N -gate only presents a "load" if it produces a "negative low" signal at its output. When several gate inputs carry a "negative low" signal simultaneously, the load is divided among the driving sources. When a number of gates is driven by a number of flip-flops, it may therefore be allowed to connect each flip-flop to a number of gates greatly exceeding that given in the Loading Table. That is because the
effective loading may be far less than the actual number of gates. This must be checked carefully for every possible state of the circuit.
The same applies, as a matter of course, for other driving sources.

## Voltage levels in gate circuits

Due to the voltage drop across the diodes of the gates, a voltage level shift will occur in every gate, so that the signal, after having passed one or more gates, is no longer in agreement with the level standards of the input signals. In the Loading Table this effect has already been taken into account. When a combination of gates that is not covered by the Loading Table must be used, the following information should be borne in mind:

1. A germanium diode in an N -gate causes a level shift of -0.1 V to $-0.5 \mathrm{~V}^{1}$ ).
2. A silicon diode in a P -gate causes a level shift of +0.4 V to $+1.0 \mathrm{~V}^{1}$ ).
3. A common emitter stage needs -0.2 V to -0.4 V on its base for the conducting state and approximately +0.2 V for its cut-off state ${ }^{1}$ ).
4. The collector-voltage level of a conducting common emitter stage (" 0 " output) has to be taken as -0.05 V to $-0.2 \mathrm{~V}^{1}$ ).

## Current in gate circuits

Since the forward resistance of a conducting diode and the input impedance of a common emitter transistor, when driven into the conducting state, is very low, a strong gate current may occur, which may overload or damage the circuit elements.
On the other hand, the generator impedance of an "open" gate is high, resulting sometimes in too low an available driving current for a given stage. When applying other combinations, such as given in the examples below or in the Loading Table, these points have therefore to be investigated.

## ONE -SHOT MULTIVIBRATORS OS1 AND OS2

The one-shot multivibrator OS1 is intended to produce a pulse of definite length for providing a time delay. Both a positive- and a negative-going pulse are available at the outputs. It should be noted that at the $\mathrm{Q}_{2}$ terminal the maximum permissible load current is appreciably lower than that at the $Q_{1}$ terminal, whilst the rise time of the pulse at the $Q_{2}$ terminal is higher than that at the $Q_{1}$ terminal.

[^1]It is not recommended to use the OS1 for delays that exceed the values given in the graph (see Data Sheets), i.e. longer than 1 ms , since in this case the OS1 is more sensitive to spurious signals induced on the supply line. Moreover, the use of electrolytic capacitors would be required, which are less stable during life and may show a considerable leakage current. For long delays it is therefore recommended to use a frequency divider fed from a fixed frequency, such as the a.c. mains.
When the OS1 is used for long delays the negative supply line should be bypassed close to the unit by a large capacitor.
The one-shot multivibrator OS2 has considerable advantages above the OS1 in particular with respect to the maximum permissible load current on both Q-terminals whilst the rise time of the pulses derived from $Q_{1}$ - and $Q_{2}$-terminal are equal (see Data Sheets).

## TRANSIENTS AND DELAY TIMES

Although all circuit blocks function properly in any permitted sequence at frequencies up to 100 kHz , practical considerations may cause a reduction of this speed. This may happen when the total delay in a chain of cascaded circuits is too long for the specific application. It must be examined on the basis of the switching times and delay times as given in the Data Sheets.

As a typical example an 8-stage binary counter with flip-flops FFl will be considered. From the Data Sheet it follows, that in this counter a total dalay of 8. $\left(\mathrm{t}_{\mathrm{rd}}+\mathrm{t}_{\mathrm{r}}\right)=8.8 \mu \mathrm{~s}$ occurs. If the output signal of the 8 th flip-flop should coincide with the input pulse of the counter for at least $2 \mu \mathrm{~s}$, it is required for this input pulse to have a duration of minimum $8.8 \mu \mathrm{~s}+2 \mu \mathrm{~s}=10.8 \mu \mathrm{~s}$. This require ment reduces the maximum operational frequency in the application at issue to approximately 46 kHz .

The transients in a loaded switching circuit can be calculated from the output data given in the Data Sheets.
The intrinsic switching times given in these data always apply to the unloaded condition. Generally they remain unaffected under conditions of resistive loading, whereas a capacitive load increases the switching times.


Fig. 58 Equivalent diagrams of active circuit blocks

The actual switching time of a loaded circuit can easily be calculated from the equivalent diagrams shown in Fig. 58. The unit can be represented by a step voltage or current source in combination with the internal (output) impedance of the unit. The value of this output impedance is given in the Data Sheet of the unit under consideration. The total rise time and fall time of the output voltage are approximately equal to:

$$
\mathrm{t}_{\mathrm{r}} \text { tot }=\sqrt{\mathrm{t}_{\mathrm{r}}^{2}+(2.2 \tau)^{2}} \text { and } \mathrm{t}_{\mathrm{f}} \mathrm{tot}=\sqrt{\mathrm{tf}^{2}+(2.2 \tau)^{2}}
$$

in which:
$\mathrm{t}_{\mathrm{r}}=$ the intrinsic rise time of the unit,
$\mathrm{t}_{\mathrm{f}}=$ the intrinsic fall time of the unit,
$\tau=$ the time constant of the load and internal resistance of the unit.
When the load consists of the parallel circuit of a resistive part $\mathrm{R}_{1}$ and a capacitive part $\mathrm{C}_{1}$ (which will mostly be the case):

$$
\tau_{1}=\frac{\mathrm{R}_{1} \cdot \mathrm{R}_{\mathrm{i}}}{\mathrm{R}_{1}+\mathrm{R}_{\mathrm{i}}} \cdot \mathrm{C}_{1}
$$

in which $R_{i}$ is the internal resistance of the unit.

# ELECTRICAL INTERFERENCE AND APPROPRIATE COUNTER-MEASURES 

## Introduction

In industrial applications of transistorized electronic equipment sometimes troubles are encountered caused by interfering signals.
In designing equipment in which circuit blocks containing transistorized circuits are applied it is very important to pay due attention to the various possible sources of interference.
Interfering signals, mostly present during a short interval, can temporarily dis turb the regular signals. In sequential circuits e.g. a one-shot multivibrator or flip-flop circuit (with a memory function), the interfering signal may be stored as a piece of information. In industrial equipment with transistor circuits interference is often produced by the switching of electro-magnetic loads, such as: relays, clutches, electro-magnetic valves, motors, transformers, welding apparatus, etc..
In almost all cases, however, these interference problems can be fully overcome by observing a number of simple design rules.
Most of these rules refer to the circuit lay-out, the wiring etc., so that they can only be applied efficiently and in the most effective way, when they have been duly accounted for at the outset of the development. Any correction afterwards is costly, time consuming and often even impossible.

Transistors versus Tubes and Relays in Control Equipment with respect to Inter ference
Relay systems which operate at a very high power level are by nature very insensitive to interference.
In electronic control circuits a much lower signal power level is applied which consequently can be easily upset by interfering signals that are caused by external stray fields. In such cases special precautions are required.
It is not generally recognised that thermionic tube and transistor equipment behave quite differently in this respect.
In tube circuitry with higher voltage levels mostly higher interference levels are allowed. Because of the rather high impedance of the signal lines most interference is of capacitive nature, a capacitive screening of the signal lines is in many cases sufficient.
Transistor circuitry mostly operates at a much lower voltage level and has a lower impedance. Here a relatively higher sensitivity to magnetic stray interferences can be found. In these circuits a simple capacitive screening only solves a small part of the problems.

The sections below contain a survey of various kinds of interference and indications as to their elimination or reduction.
Essentially there are two principal rules to be borne in mind:
A. eliminate the sources of interference or reduce their effect
B. make the circuit itself insensitive to the remaining interference signals to the highest possible degree.

The latter rule is most important because:

- during design and development the future working circumstances are often not known,
- a complete suppression of interference is mostly not possible.


## A. SUMMARY OF POSSIBLE INTERFERENCE SOURCES AND COUNTER MEASURES

1. Spark extinction at switch contacts of motors and peak voltage suppression at inductive loads.
1.1 Bridging the contacts by means of a voltage-dependent resistor (VDR).


The peak voltage and the resulting arcing between the contacts will be reduced.
1.2 Bridging the contacts by means of a capacitor/resistor combination.


The capacitor reduces the voltage when the contact is opened. The resistor reduces the discharge current of the capacitor, when the contact is closed.
1.3 Bridging the load itself by a voltage dependent resistor or diode-resistor combination.

2. Dust on (or contamination of) the electro-magnetic power contacts.

A proper dust sealing solves this problem.
3. Incorrect positioning of possible interference sources.

Keep components and/or units which can act as interference. sources, separated from the circuits that are sensitive to interference. Further improvements can be obtained by placing a metal shielding between these parts of the equipment.
4. Interference caused by improper wiring.
4.1 Wiring of earth lines

The principle is that the earth lines of the two supplies should be kept as far apart as possible. This holds in particular for the earth line of power transistors. The drive currents of these transistors, which are also sent through the earth lines, are rather high and can cause voltage differences.


To reduce the chance of interference it is preferable to keep the length of earth lines as short as possible and to use wire of adequate diameter.
All earth lines must be connected separately to one common earth point on which also the chassis and other screenings are earthed.
4.2 Wiring tha: forms the connection to electro-magnetic loads, and leads that carry large currents, must be kept separated from the signal leads, which may transfer the interfering signals to the circuits that are sensitive to interference.
4.3 Signal carrying lines should be kept as short as possible and loops avoided. As screening material of these lines inon or steel must be used, a steelarmoured cable is very suitable for this purpose.

Furthermore it is preferable to screen signal lines, which are connected to triggered circuits, from other lines in this cable.


The earthing of the steel sheath as well as that of the separate line screening must be done at the common earth point of the chassis.
4.4 Decrease the wiring area

Example: wiring of a bank of printed-wiring connectors.


INCORRECT


CORRECT

However, the wiring connected to inductive loads (drive lines for relays etc. or generally high pulse current lines) must be kept apart, with their own earth return.
5. Common impedance of two or more parts of an equipment.

If, for instance, two parts of an equipment are connected to the same power supply, a reduction of the common impedance can be obtained by using separate supply lines.



CORRECT

Further reduction can be achieved by using:

- a stabilised power supply (low internal impedance)
- separate power supplies for each part of the equipment.

6. Electro-magnetic coupling between signal and/or supply lines.


This coupling can be reduced by the following measures:

- reduce the magnetic field by twisting the interference source lines;
- cancel the induced voltage by twisting the signal lines;
- reduce the coupling magnetic field by increasing the distance between interference source lines A-B and signal C-D;
- reduce the coupled magnetic field by a shield of a ferromagnetic material;
- reduce the coupled magnetic field by decreasing the length of the inter fering lines;
- choose circuit parameters in order to:
decrease signal load impedance
decrease magnitude and frequency of interfering currents;
- cancel the induced voltage by crossing the wires at right angles.

7. Electro-static coupling


This coupling can be reduced by the following measures:

- use an electrically conductive shield as shown in the figure. The capacitance C short-circuits the leakage current to earth, by-passing lead CD;
- increase the distance between the wires;
- decrease the dielectric constant of medium between wires;
- decrease the diameter of the conductors;
- decrease the length of the wires.


## B. MEASURES TO REDUCE OR ELIMINATE INDUCED INTERFERENCES

It should be noticed that induced interfering pulses may upset the functioning of systems by entering the logic circuits via:

1 the mains supply
2 induction on the low -voltage supply lines to the circuitry (included earth lines) 3 induction on lines which transmit the driving signals.

Generally, it is of great importance to place the transistor circuitry in a wellearthed metal case or frame. Metal sheet with a thickness of 1 mm will serve the purpose. The material must have a proper permeability to ensure sufficient magnetic screening, e.g. iron or steel (not aluminium).

Interference, which is introduced via the ways 1,2 or 3 can be suppressed by:
1.1 A filter in the primary of the mains transformer.


When this is still inconclusive, a third capacitor can be connected in parallel with the primary of the transformer.
1.2 An electrostatic shield between primary and secondary of the mains trans former. This shield consists of a layer of copper foil which is connected to earth.

2.1 A filter in the low voltage supply lines of the logical circuitry.


$$
\begin{aligned}
& \mathrm{L}_{1}=\mathrm{L}_{2}=510 \quad \mu \mathrm{H} / 0.5 \Omega \\
& \mathrm{C}_{1}=\mathrm{C}_{2}=100 \quad \mu \mathrm{~F}
\end{aligned}
$$

Care should be taken that only the low-level logical circuits are supplied via this filter, as otherwise the current variations will become excessive.
2.2 It is sometimes necessary to use an extra filter in the -6 V supply line close to the circuits, that are sensitive to interference, e.g. the one-shot multivibrator OS.


$$
\begin{array}{ll}
\mathrm{R}=47 & \Omega \\
\mathrm{C}=100 & \mu \mathrm{~F}
\end{array}
$$

3. If signals are to be transmitted from one part of the equipment to another the following rules must be observed:

- improve the signal-to-noise (interference) level on the line by raising the voltage level of the signal;
- apply low -pass filters at all equipment inputs, cutting off signals of a frequency higher than the maximum signal frequency;
- prefer "level" (d.c.) signal transmission to pulse transmission (interference is often intermittent and of short duration).

A few circuits are given below:
3.1 Electro-mechanical contact, external supply:

3.2 External contact, supply from the equipment:


Note: apply this filtering particularly when the supply, common to the transistor circuits, is used for the line as well. Choose the resistors such that overloading the power supply or transistorized circuitry at short-circuit conditions of the line is avoided.
3.3 Transmission of lower-speed timing signals between equipment parts:


After the RC-network has been passed, the signal form is restored by a pulse shaper.
Note the delay in pulse transmission caused by the RC-network.
3.4 Remote setting of a flip-flop from a negative voltage source.

When the switch is open, the diode is non-conducting, because of the +6 V threshold voltage.
The diode remains blocked for positive interference pulses, whereas for negative pulses to become effective the amplitude must be at least comparable with the threshold voltage.

3.5 An almost similar effect can be obtained with the following circuit, intended for driving pulse shapers or inverters.


The voltage at point A will be -6 V when the switch is open. Negative interference pulses will not influence the state of the pulse shaper; positive pulses are short-circuited by the conducting Zener diode. When the switch is closed, point A will become 0 V , so that the pulse shaper is caused to change its state.
3.6 Remote setting of a flip-flop from a voltage of 0 V .


By closing the switch, the flip-flop is forced to change its state. This method has the advantage, that switch and line are not connected to the sensitive, high-impedance base input.
3.7 Avoidance of contact bouncing

When a shift register or counter must be operated by an electro-mechanical contact, it is essential that the contact bouncing should be avoided. This can be done by means of a one-shot multivibrator of which the pulse has the required characteristics.
To reduce the time in which interference can be induced (switch open) a break contact is used. The one-shot multivibrator operates every time the switch is opened.


## LOADING TABLE

If not indicated separately the N and P terminal(s) of each unit are connected to $\mathrm{V}_{\mathrm{N}}$ respectively $\mathrm{V}_{\mathrm{P}} .\left(\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{P}}=+6 \mathrm{~V} \pm 5 \%\right.$. $)$

| preceding unit or preceding chain of units |  | driving unit |  | via | maximum number of driven units |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FF1 | FF2 |  |  | FF3 |  |  |
|  |  | type | out put |  | W | A | w | A | G | W | $\begin{aligned} & \text { A1 } \\ & \text { or } \\ & \text { A2 } \end{aligned}$ | $\begin{gathered} \mathrm{A} 1 \\ + \\ \mathrm{A} 2 \end{gathered}$ |
|  |  |  |  | FF1 | Q |  | 11) | $4^{9}$ ) | 1) | $4^{9}$ ) | $2^{10}$ ) | 11) | $2^{10}$ ) | $2^{10}$ ) |
|  |  | FF2 | Q |  |  | $\left.{ }^{-1}{ }^{1}\right)$ | $1^{10}$ ) | $\left.1^{1}\right)$ | 10) | $2^{10}$ ) | 11) | $1^{10}$ ) | $1^{10}$ ) |
|  |  | FF3 | Q |  | 1) | 59) | 11) | 59) | $2^{10}$ ) | 11) | $3^{10}$ ) | $\left.3^{10}\right)$ |
|  |  | FF4 | Q |  | $1^{1}$ ) | $5^{9}$ ) | 11) | $5^{9}$ ) | $2^{10}$ ) | 11) | $3^{10}$ ) | $\left.3{ }^{10}\right)$ |
|  | IAI | N1 | Q |  | 0 | $\left.4^{4}\right)^{3}$ ) | 0 | $\left.4^{4}\right)^{3}$ ) | 0 | 0 | $2^{3}$ ) | $1^{3}$ ) |
|  | $\begin{aligned} & \left.\mathrm{FF}_{1}{ }^{10}\right) \\ & \left.\mathrm{OS}_{1}^{\mathrm{b}}\right) \end{aligned}$ |  |  |  | 0 | $4^{4}$ ) | 0 | $4^{4}$ ) | 0 | 0 | 2 | 1 |
| PS1 | IA2 |  |  |  |  |  |  |  |  |  |  |  |
|  | FF2 ${ }^{10}$ ) |  |  |  | 0 | 14) | 0 | $1^{4}$ ) | 0 | 0 | 1 | 1 |
|  | PSI |  |  |  | 0 | $2^{4}$ ) | 0 | $2^{4}$ ) | 0 | 0 | 1 | 0 |
|  | $\begin{aligned} & \text { FF3 }^{10} \text { ) } \\ & \text { FF4 } \left.^{10}\right) \end{aligned}$ |  |  |  | 0 | $5^{4}$ ) | 0 | $5^{4}$ ) | 0 | 0 | 3 | 2 |
|  | OS2 ${ }^{\text {d }}$ ) |  |  |  | 0 | 6 | 0 | 6 | 0 | 0 | 6 | 5 |
|  | OS2 ${ }^{\text {e }}$ ) |  |  |  | 0 | 5 | 0 | 5 | 0 | 0 | 5 | 3 |
|  | N1 | P1 | Q |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | EF1 | Q |  |  |  |  |  |  | $\left.3^{1}\right)$ | 0 | 0 |
|  |  |  | T |  |  |  |  |  |  | 16) | 0 | 0 |
|  |  | IAI | Q |  | 21) | $4^{3}$ ) | $2^{1}$ ) | $4^{3}$ ) | 3 | $2^{1}$ ) | $\begin{aligned} & \left.2^{3}\right) \\ & \left.\left.3^{3}\right)^{7}\right) \\ & \hline \end{aligned}$ | $\begin{aligned} & \left.2^{3}\right) \\ & \left.\left.3^{3}\right)^{7}\right) \\ & \hline \end{aligned}$ |
|  | NI | EF2 | Q | ASY27c) | $\left.2^{1}\right)$ | 4 | $2^{1}$ ) | 4 | 3 | 11) | 2 | 2 |
| N1 | P1 |  |  | ASY27c) | $2^{1}$ ) | 4 | 21) | 4 | 3 | 1) | 2 | 2 |
|  | NI |  | R |  | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| N1 | PI |  |  |  |  |  |  |  |  |  |  |  |
|  | $\mathrm{NL}^{5}$ ) | IA2 | Q |  | 21) | 0 | 21) | 0 | 0 | $2^{1}$ ) | 0 | 0 |
| N1 | $\mathrm{Pl}^{8}$ ) |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \text { IA1 } \\ & \text { IA2 } \end{aligned}$ |  |  |  | 21) | 4 | $2^{1}$ ) | 4 | 3 | $2^{1}$ ) | $\begin{aligned} & 4 \\ & \left.5^{7}\right) \end{aligned}$ | $\begin{aligned} & 4 \\ & \left.5^{7}\right) \\ & \hline \end{aligned}$ |
|  | PS1 |  |  |  | $\left.2^{1}\right)$ | 4 | $2^{1}$ ) | 4 | 3 | $2^{1}$ ) | $\begin{aligned} & \hline 2 \\ & \left.3^{7}\right) \end{aligned}$ | $\begin{aligned} & \hline 2 \\ & \left.3^{7}\right) \end{aligned}$ |
|  | OS2 ${ }^{\text {d }}$ ) |  |  |  |  |  |  |  |  |  |  |  |
|  | $\mathrm{Nl}^{5}$ ) | 1A2 ${ }^{\text {a }}$ ) | Q |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| N1 | $\mathrm{Pl}^{8}$ ) |  |  |  |  |  |  |  |  |  |  |  |
|  |  | PS1 | Q |  | 0 | 2 | 0 | 2 | 2 | 0 | 1 | 1 |
|  |  | OSI | Q1 |  | 21) | 4 | 21) | 4 | 3 | 21) | 2 | 1 |
|  |  |  | Q2 |  | 1) | 0 | 11) | 0 | $1 / 1 / 1 /$ | 0 | 0 | 0 |
|  |  | OS2 | Q1 |  | 1) | 6 | 1) | 6 | 6 | $\left.1^{1}\right)$ | 6 | 5 |
|  |  |  | Q2 |  | 0 | 5 | 0 | 5 | 2 | 0 | 5 | 3 |
|  |  | PD1 | Q |  | 0 | 20 | 0 | 20 | 0 | 0 | 22 | 20 |
|  |  | GII | Q |  | 0 | 1 | 0 | 1 | 6 | 0 | 2 | 2 |
|  | GII | GI 1f) | Q |  | 0 | 413) | 0 | $\left.4^{13}\right)$ | 19 | 0 | 6 | 6 |
| $\begin{aligned} & \hline \text { AND- } \\ & \text { AND } \\ & \text { AND- } \\ & \text { OR } \\ & \hline \end{aligned}$ | GIl | GII | Q |  | 0 | $\left.4^{13}\right)$ | 0 | $\left.4^{13}\right)$ | 11 | 0 | 5 | 5 |


| maximum number of driven units |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FF4 |  |  | N1 | EF1 | IA1 E | EF2 | IA2 | PS1 | OS1 | OS2 | PA1 | PD1 |  | GI1 |
| w | A | G | w | w | w | w | w | w | A2 | A | w | A | G | G |
| 11) | $\left.2^{10}\right)$ | $\left.2^{10}\right)$ | 5 | 1 | 1 | 2 | 0 | $\left.6^{9}\right)^{2}$ ) | 49) | $2^{10}$ ) | 1 | 110) | $\left.1^{10}\right)$ | $\left.2^{10}\right)$ |
| 11) | $\left.1^{10}\right)$ | 210) | 5 | 1 | 1 | 2 | 0 | $\left.2^{10}\right)^{2}$ ) | 110) | $\left.2^{10}\right)$ | 1 | $1^{10}$ ) | ${ }_{1}{ }^{10}$ ) | $2^{10}$ ) |
| 11) | $\left.3^{10}\right)$ | 310) | 12 | 1 | 1 | 2 | 0 | $\left.7^{9}\right)^{2}$ ) | 59) | 410) | 2 | 310) | $\left.3^{10}\right)$ | 410) |
| 11) | $\left.3^{10}\right)$ | 310) | 12 | 1 | 1 | 2 | 0 | $\left.7^{9}\right)^{2}$ ) | 59) | $4^{10}$ ) | 2 | $3^{10}$ ) | $3^{10}$ ) | 410) |
| 0 | $\left.1^{3}\right)$ | 0 | 0 | 0 | 0 | 1 | $1^{5}$ ) | 1 | $\left.4^{4}\right)^{3}$ ) | $1^{3}$ ) | 0 | $1^{3}$ ) | 0 | $\mathrm{V} 71717$ |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | $1^{5}$ ) | 1 | $4^{4}$ ) | 2 | 0 | 2 | 0 |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | $1^{5}$ ) | 1 | $1^{4}$ ) | 1 | 0 | 1 | 0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | $1^{5}$ ) | 1 | $2^{4}$ ) | 0 | 0 | 0 | 0 | V/DA |
| 0 | 2 | 0 | 0 | 0 | 0 | 1 | $1^{5}$ ) | 1 | $5^{4}$ ) | 3 | 0 | 3 | 0 |  |
| 0 | 5 | 0 | 0 | 0 | 0 | 1 | $\left.1^{5}\right)$ | 1 | 8 | 12 | 0 | 10 | 0 | V11110 |
| 0 | 3 | 0 | 0 | 0 | 0 | 1 | 15) | 1 | 6 | 4 | 0 | 3 | 0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | $1^{8}$ ) | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\left.3^{1}\right)$ | 0 | 0 | 4 VII/边 4 |  |  |  |  | 182) | VIIIITA | 0 | 0 | 0 | 0 | 0 |
| $1^{6}$ ) | 0 | 0 |  |  |  |  |  | 0 |  | 0 | 0 | 0 | 0 | 0 |
| $2^{1}$ ) | $\begin{aligned} & \left.2^{3}\right) \\ & \left.\left.3^{3}\right)^{7}\right) \end{aligned}$ | 2 | $\begin{gathered} 7 \\ \left.16^{7}\right) \end{gathered}$ | 2 | 2 | 5 | 1 | $8^{2}$ ) | $4^{3}$ ) | $\begin{aligned} & \left.4^{3}\right)^{7} \\ & \left.7^{3}\right)^{\prime} \\ & \hline \end{aligned}$ | 1 | $2^{3}$ ) | 2 |  |
| 1) ${ }^{1}$ | 2 | 10 | 50 | 2 | 2 | 5 | 1 | $8^{2}$ ) | 4 | 4 | 1 | 4 | 6 | $\sqrt{7 / 7 / I A}$ |
| 1) | 2 | 10 | 27 | 2 | 2 | 5 | 1 | ${ }^{82}$ ) | 4 | 4 | 1 | 4 | 6 | V/7/h |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| $\left.2^{1}\right)$ | 0 | 0 | 0 | 2 | 2 | 5 | 1 | $8^{2}$ ) | 0 | 0 | 0 | 0 | 0 |  |
| $\left.2^{1}\right)$ | $\begin{aligned} & 4 \\ & 5^{7} \text { ) } \end{aligned}$ | 10 | 60 | 2 | 2 | 5 | 1 | $8^{2}$ ) | 6 | $\begin{aligned} & 7 \\ & 9^{7} \text { ) } \\ & \hline \end{aligned}$ | 10 | $\begin{aligned} & 7 \\ & 9^{7} \text { ) } \end{aligned}$ | 8 |  |
| $2^{1}$ ) | $\begin{aligned} & 2 \\ & \left.3^{7}\right) \end{aligned}$ | 10 | 60 | 2 | 2 | 5 | 1 | $\left.8^{2}\right)$ | 4 | $\begin{aligned} & 3 \\ & 6^{7} \text { ) } \end{aligned}$ | 6 | $\begin{aligned} & 3 \\ & 6^{7} \text { ) } \end{aligned}$ | 4 |  |
| 0 | 0 | 2 | $\begin{aligned} & 6 \\ & \left.9^{7}\right) \end{aligned}$ | 1 | 1 | 1 | 1 | $4^{2}$ ) | 0 | 0 | 1 | 0 | $\begin{aligned} & 2 \\ & \left.3^{7}\right) \\ & \hline \end{aligned}$ |  |
| 0 | 1 | 1 | 2 | 1 | 1 | 2 | 1 | $6^{2}$ ) | 2 | 1 | 0 | 1 | 1 | 1 |
| $\left.2^{1}\right)$ | 1 | 1 | 3 | 2 | 2 | 5 | 0 | $8^{2}$ ) | 4 | 1 | 0 | 1 | 1 | 2 |
| 0 | 0 | 0 | 0 | 1 | 1 | 2 | 0 | $3^{2}$ ) | 0 | 0 | 0 | 0 | 0 | 0 |
| $\left.1^{1}\right)$ | 5 | 10 | 12 | 1 | 1 | 2 | 1 | $6^{2}$ ) | 6 | 13 | 7 | 10 | 10 | 8 |
| 0 | 3 | 3 | 4 | 1 | 0 | 1 | 0 | $3^{2}$ ) | 5 | 4 | 2 | 3 | 3 | 6 |
| 0 | 20 | 0 | $\begin{aligned} & \hline 10 \\ & 7511) \\ & \hline \end{aligned}$ | 0 | $\left.25^{12}\right)$ | 0 | 0 | 0 | 20 | 50 | 0 | 38 | 0 | 30 |
| 0 | 2 | 5 | 6 | V11 | $1 \times 1111$ | $1 \times 11$ |  | $\left.4^{2}\right)$ | 1 | 6 | 6 | 6 | 7 | 3 |
| 0 | 6 | 19 | 19 | 11 |  | $\sqrt{11}$ | N/1 | 72) | $4^{13}$ ) | 19 | 16 | 18 | 19 | 9 |
| 0 | 5 | 11 | 11 | V |  |  |  | $\left.7^{2}\right)$ | $4^{13}$ ) | 11 | 10 | 11 | 11 | 7 |

## Notes:

P1 Unless specified otherwise a Pl may be interposed between two units without great influence upon the loadibility. AC inputs of FF1, FF2, FF3, FF4, OS1 and OS2 cannot be driven from it.

2PL1 The 2PL1 is normally used in conjunction with FF1 or FF2. In this case the input data are equivalent to those of the similar FF2 inputs. The output terminals are directly connected to the d.c. input terminals of the FF1 or FF2.
2PL2 Ditto for FF3 and FF4.
a) IA2 with only terminals N 1 or N 2 connected to $\mathrm{V}_{\mathrm{N}}$.
b) OS1 Q1 output only.
c) ASY27 common emitter stage with $1 \mathrm{k} \Omega$ collector resistor.
d) OS2 Q1 output only.
e) OS2 Q2 output only.
f) Used as NON-INVERTING AMPLIFIER.

V/I/TA not recommended.

1. Each via a $4.7 \mathrm{k} \Omega \pm 5 \%$ resistor in series with a separating diode OA200, anode to driven unit.
2. Each via a $12 \mathrm{k} \Omega \pm 5 \%$ resistor, bypassed by a 330 pF capacitor.
3. Only if the chain of units indicated is driven by a FF1, FF2, FF3, FF4, PS1 or the Q1 terminal of an OS1 or OS2.
4. The maximum speed of operation is
$\frac{30 \mathrm{kHz}}{\text { number of units driven by the N1 gate }}$
5. Via a diode OA200, cathode to N1, anode to IA2, and bypassed by a 1500 pF capacitor.
6. Via a separating diode OA85, cathode to driven unit.
7. Only if the N -terminals of the driving unit are floating.
8. The P-terminal of the P1 gate is floating.
9. Total number for both Q -outputs together.
10. Total number per Q -output.
11. Only with a $390 \Omega \pm 5 \%$ resistance between the terminals $Q$ and $N$ of the driving unit PD1.
12. For each a resistance of $2.7 \mathrm{k} \Omega \pm 5 \%$ between the terminals $Q$ and $N$ of the driving unit PD1.
13. Only with a $1.3 \mathrm{k} \Omega \pm 5 \%$ resistance between the terminals $Q$ and $N$ of the driving unit.

## FLIP-FLOP

Colour: red

The unit FFl contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of ad.c. level or a positive-going voltage step (a.c. inputsignal), and it can also be used as a binary scale-of-two with a positive-going input signal.
Pulse repetition frequency range:
$0-100 \mathrm{kHz}$
Ambient temperature range:
-20 to $+60^{\circ} \mathrm{C}$
Weight:
approx. 20 g
CIRCUIT DATA
Terminal


Drawing symbol

$$
\begin{aligned}
1 & =Q_{2}=\text { output } 2 \\
2 & =A_{2}=\text { a.c. input } 2 \\
3 & =A_{1}=\text { a.c. input } 1 \\
4 & =W_{2}=\text { d.c. input } 2 \\
5 & =P_{2}=\text { supply }+6 \mathrm{~V}(2) \\
6 & =E=\text { common supply } 0 \mathrm{~V} \\
7 & =P_{1}=\text { supply }+6 \mathrm{~V}(1) \\
8 & =\mathrm{N}_{1}=\text { supply }-6 \mathrm{~V} \\
9 & =W_{1}=\text { d.c. input } 1 \\
10 & =Q_{1}=\text { output } 1
\end{aligned}
$$



Power Supply
$\left.\begin{array}{rl}\text { Terminal 5: } V_{P 2} & =+6 \mathrm{~V} \pm 10 \%, I_{P 2}=0.15 \mathrm{~mA}{ }^{1} \text { ) } \\ \text { 6: } V_{E}=0 \mathrm{~V} \text { common } \\ 7: V_{P 1} & =+6 \mathrm{~V} \pm 10 \%, I_{P 1}=0.15 \mathrm{~mA}{ }^{1} \text { ) } \\ 8: V_{N}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{I}_{\mathrm{N}}=7 \mathrm{~mA}{ }^{1} \text { ) }\end{array}\right\} \begin{aligned} & \text { Nominal } \\ & \text { value } \\ & \text { of the } \\ & \text { current }\end{aligned}$
${ }^{1}$ ) The sign is positive when the current flows towards the circuit.

## INPUT DATA

Input Signal Requirements ${ }^{2}$
AC Input Signal (A terminals)
A positive-going voltage step is applied to terminal $A_{1}$ or $A_{2}$, or to both terminals interconnected in the case of binary scale-of-two applications. This voltage step drives the transistor $\mathrm{T}_{1}\left(\mathrm{~T}_{2}\right)$ into the non-conducting state.

Voltage
$V_{A M}=\min .-0.66 V_{N}$ $=\max .-V_{N}$
Rise time $\quad t_{r}=\max .0 .4 \mu \mathrm{~s}$
Length of driving pulse

Input noise level
$=\min .0 .5 \mu \mathrm{~s}$
$=$ max. $\quad \mathrm{IV}$ peak to peak


DC Input Signals_( $W$ terminals)
A d.c. voltage level is applied to terminal $\mathrm{W}_{1}$ or $\mathrm{W}_{2}$. A positive voltage drives the transistor $T_{1}\left(T_{2}\right)$ into the non-conducting state and a negative voltage drives it into the conducting state.

Transistor conducting (output level "negative low")
Current

$$
\begin{aligned}
{ }^{-1} \mathrm{~W} & \left.=\min \cdot 0.5 \mathrm{~mA}^{1}\right)\left(-V_{W}=\max \cdot 0.35 \mathrm{~V}\right) \\
& =\max \cdot \quad 10 \mathrm{~mA})
\end{aligned}
$$

${ }^{1}$ ) The sign is positive when the current flows towards the circuit
${ }^{2}$ ) These data apply to the most adverse working condition for a combination of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $V_{P}=+6.6 \mathrm{~V}$. Unless differently specified all the voltage and current figures quoted represent absolute maximum values.

Transistor non-conducting (output level "negative high")
Voltage
limiting value

$$
V_{W}=\min .0 .2 V
$$

Current

$$
\begin{aligned}
& \left.I_{W}=\min . \quad 1 \mathrm{~mA}\right) \\
& \left.\left(I_{W}=\text { appr. } 1.1 \mathrm{~mA}{ }^{1}\right) \text { at } V_{W}=6 \mathrm{~V}\right)
\end{aligned}
$$

## Input Impedance

Equivalent to a capacitance of approximately $500 \mathrm{pF}\left(\mathrm{A}_{1}, \mathrm{~A}_{2}\right.$ terminal or both terminals interconnected).

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$ )
Transistor conducting (output level "negative low")
Voltage

$$
-V_{Q}=\max \cdot 0.2 V
$$

Load current $\quad{ }^{-1} Q=\max .2 .5 \mathrm{~mA}{ }^{1}$ )
Transistor non-conducting (output level "negative high")
Voltage

$$
\begin{aligned}
-V_{Q} & =\min \cdot-0.7 \mathrm{~V}_{\mathrm{N}} \\
\mathrm{I}_{Q} & =\max \cdot 0.7 \mathrm{~mA})
\end{aligned}
$$

Load currents of equal sign, up to the values given as maxima can be drawn from the two output terminals simultaneously. In the case of simultaneous load currents of opposite sign, the maximum load currents given are not guaranteed.

Maximum Capacitive Load ( 2000 pF for both Q-outputs together)
When the maximum capacitive and resistive loads are applied in parallel, the maximum pulse repetition frequency is not guaranteed.

Output Impedance
Equivalent to a resistance of approx.

$$
\begin{aligned}
& R_{i}=50 \Omega \text { for positive-going output voltage } \\
& R_{i}=1 \cap 00 \Omega \text { for negative-going output voltage }
\end{aligned}
$$

[^2]Switching and Delay Times (for orientation only)
A square wave input signal (A terminals) is assumed with an amplitude of $\min .-0.7 \mathrm{~V}_{\mathrm{N}}$.


## Unit Unloaded

| Rise delay | ${ }^{{ }_{\mathrm{rd}}}$ | $=\max \cdot 0.8 \mu \mathrm{~s}$ |
| :--- | :--- | :--- |
| Rise time | ${ }^{\dagger}{ }_{\mathrm{r}}$ | $=\max \cdot 0.3 \mu \mathrm{~s}$ |
| Fall delay | ${ }^{{ }_{\mathrm{fd}}}=\max \cdot 0.6 \mu \mathrm{~s}$ |  |
| Fall time | ${ }^{{ }_{\mathrm{f}}}$ | $=\max .2 \mu \mathrm{~s}$ |

## FLIP-FLOP

## Colour: red

The unit FF2 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of a d.c. level or a positive-going voltage step (a.c. inputsignal). In the case of a.c. drive, the switching of the flip-flop can be controlled by a d.c. level supplied to the built-in gate circuits (e.g. in shift registers).

Pulse repetition frequency range:
Ambient temperature range:
Weight:
$0-100 \mathrm{kHz}$
-20 to $+60^{\circ} \mathrm{C}$
approx. 20 g

## CIRCUIT DATA



Terminal

$$
\begin{aligned}
1 & =Q_{2}=\text { output } 2 \\
2 & =G_{1}=\text { gate input } 1 \\
3 & =A=\text { a.c. input } \\
4 & =W_{2}=\text { d.c. input } 2 \\
5 & =P=\text { supply }+6 \mathrm{~V} \\
6 & =E=\text { common supply } 0 \mathrm{~V} \\
7 & =W_{1}=\text { d.c. input } 1 \\
8 & =\mathrm{N}=\text { supply }-6 \mathrm{~V} \\
9 & =G_{2}=\text { gate input } 2 \\
10 & =Q_{1}=\text { output } 1
\end{aligned}
$$



## Power Supply

Terminal 5: $\mathrm{V}_{\mathrm{P}}=+6 \mathrm{~V} \pm 10 \%, \mathrm{I}_{\mathrm{P}}=0.3 \mathrm{~mA}^{1}$ )

$$
\begin{aligned}
& \text { 6: } V_{E}=0 V \text { common } \\
& \text { 8: } V_{N}=-6 V \pm 10 \%,-N_{N}=7 \mathrm{~mA}{ }^{1} \text { ) }
\end{aligned}\left\{\begin{array}{l}
\text { Nominal value } \\
\text { of the current }
\end{array}\right.
$$

${ }^{1}$ ) The sign is positive when the current flows towards the circuit.

## INPUT DATA

## Input Signal Requirements ${ }^{2}$

AC Input Signal (A terminal)
A positive-going voltage step is applied to terminal $A$. This voltage step drives the transistor $T_{1}\left(T_{2}\right)$ into the non-conducting state if the corresponding gate has been opened by a proper d.c. gate input signal on terminal $G_{1}\left(G_{2}\right)$

Voltage

Rise time
Length of driving

$$
\begin{aligned}
\mathrm{V}_{\mathrm{AM}} & =\min .-0.66 \mathrm{~V}_{\mathrm{N}} \\
& =\max .-\quad \mathrm{V}_{\mathrm{N}}
\end{aligned}
$$

$$
{ }_{\mathrm{r}} \quad=\max . \quad 0.4 \mu \mathrm{~s}
$$

$$
\dagger \quad=\min
$$

Input noise level $=$ max. $\quad 1 V$ peak to peak

pulse

$$
0.5 \mu \mathrm{~s}
$$

DC Input Signal (W terminals)
A d.c. voltage level is applied to terminal $\mathrm{W}_{1}$ or $\mathrm{W}_{2}$. A positive voltage drives the transistor $T_{1}\left(T_{2}\right)$ into the non-conducting state and a negative voltage drives it into the conducting state.

Transistor conducting (output level "negative low")
Current

$$
\begin{aligned}
-\mathrm{I}_{\mathrm{W}} & =\min \cdot 0.5 \mathrm{~mA})\left(-\mathrm{V}_{\mathrm{W}}=\max \cdot 0.35 \mathrm{~V}\right) \\
& \left.=\max \cdot \quad 10 \mathrm{~mA}^{1}\right)
\end{aligned}
$$

limiting value
Transistor non-conducting (output level "negative high")
Voltage $\quad V_{W}=\min .0 .2 \mathrm{~V}$
limiting value $=\max .10 \mathrm{~V}$
Current

$$
\begin{aligned}
I_{W} & \left.=\min . \quad 1 \mathrm{~mA}^{1}\right) \\
\left(I_{W}\right. & \left.\left.=\operatorname{appr} \cdot 1.1 \mathrm{~mA}^{1}\right) \text { at } V_{W}=6 \mathrm{~V}\right)
\end{aligned}
$$

[^3]
## Gate Input Signal ( $G$ terminals)

A d.c.voltage level is applied to terminal $G_{1}\left(G_{2}\right)$. Transistor $T_{1}\left(T_{2}\right)$ is driven into the non-conducting state by the a.c. input signal (A terminal) if the corresponding gate input $G_{1}\left(G_{2}\right)$ is at "negative low" level(i.e. gate open).
Note 1. The $G_{1}$ and $G_{2}$ input levels should not be "negative low" simultaneously.
2. The $G_{1}$ and $G_{2}$ input levels have to be present $8 \mu$ sefore the arrival of the a.c. input signal

Gate Open (input level "negative low")
Voltage

$$
\begin{aligned}
-\mathrm{V}_{G} & =\max \cdot 0.2 \mathrm{~V} \\
& =\min . \quad 0 \mathrm{~V}
\end{aligned}
$$

Gate closed (input level "negative high")
Voltage

$$
\begin{aligned}
-V_{G} & =\min \cdot V_{A M}\left(V_{A M}=\text { amplitude of a.c. input signal }\right) \\
& =\max \cdot-V_{N}
\end{aligned}
$$

Input Impedance
Equivalent to a capacitance of approx. 500 pF (A terminal)

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$ )
Transistor conducting (output level "negative low")
Voltage

$$
-V_{Q}=\max \cdot 0.2 \mathrm{~V}
$$

Load current

$$
\left.{ }^{-1} Q=\max \cdot 2.5 \mathrm{~mA}{ }^{1}\right)
$$

Transistor non-conducting (output level "negative high")
Voltage

$$
\begin{aligned}
-\mathrm{V}_{Q} & =\min \cdot-0.7 \mathrm{~V}_{\mathrm{N}} \\
\mathrm{I}_{\mathrm{Q}} & =\max \cdot 0.7 \mathrm{~mA})
\end{aligned}
$$

Load current
Load currents of equal sign, up to the values given as maxima, can be drawn from the two output terminals simultaneously. In the case of simultaneous load currents of oppositesign, the maximum load currents given are not guaranteed.

[^4]${ }^{2}$ ) See note 2 on previous page

## Maximum Capacitive Load ( 500 pF for each Q-output)

When the maximum capacitive and resistive loads are applied in parallel, the given maximum pulse repetition frequency is not guaranteed.

## Output Impedance

Equivalent to a resistance of approx.
$R_{i}=50 \Omega$ for positive-going output voltage
$R_{i} \quad=1000 \Omega$ for negative-going output voltage
Switching and Delay Times (for orientation only)
A square wave input signal (A terminals) is assumed with an amplitude of ${ }^{\prime} \mathrm{min} .-0.7 \mathrm{~V}_{\mathrm{N}}$.


## Unit Unloaded

Rise delay

$$
t_{r d}=\max \cdot 0.8 \mu \mathrm{~s}
$$

Rise time
Fall delay
Fall time
$t_{r}=\max .0 .3 \mu \mathrm{~s}$
${ }^{t_{f d}}=\max .0 .6 \mu \mathrm{~s}$
$\dagger_{f}=\max .2 \mu \mathrm{~s}$

## FLIP-FLOP

Colour: red

The unit FF3 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of ad.c. level or a positive-going trigger signal, and it can also be used as a binary scale-of-two when the trigger inputs are interconnected.

| Frequency range | $:$ | $0-100 \mathrm{kHz}$ |
| :--- | ---: | :--- |
| Ambient temperature range: | -20 to $+60^{\circ} \mathrm{C}$ |  |
| Weight | $:$ | approx. 20 g |

## CIRCUIT DATA



Drawing symbol

Terminal


## Power Supply

Terminal $8: V_{N}=-6 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=8.8 \mathrm{~mA}$ Nominal value $\left.9: V_{P}=6 \mathrm{~V} \pm 5 \%, I_{P}=0.6 \mathrm{~mA}\right\}$ of the current $10: V_{E}=0 V$ common

Notes - The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=6.3 \mathrm{~V}$.

- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Input Signal Requirements

## Trigger Input Signal (A terminals)

A positive-going voltage step is applied to terminal $A_{1}$ or $A_{2}$, or to both terminals interconnected in the case of binary scale-of-two applications. This voltage step drives the transistor $\mathrm{T}_{1}\left(\mathrm{~T}_{2}\right)$ into the non-conducting state. To terminal K external diodes can be connected (in the same sense as diode $D_{6}$ ) to provide the pulse-gate, corresponding with terminal $A_{2}$, with extra trigger inputs or condition inputs.


Voltage

$$
\begin{aligned}
\mathrm{V}_{\mathrm{AM}} & =\min . \quad-0.7 \mathrm{~V}_{\mathrm{N}} \\
& =\max . \quad-\mathrm{V}_{\mathrm{N}} \\
-V_{0} & =\min .00 \mathrm{~V} \\
& =\max . \quad 0.2 \mathrm{~V}
\end{aligned}
$$

$$
\mathrm{A}_{-1} \text { or } \mathrm{A}_{-2}
$$

Required direct current

$$
I_{A D}=\min .0 .88 \mathrm{~mA}
$$

$\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ interconnected min. 1.75 mA

Required current during the transient
averaged over: $0.4 \mu \mathrm{~s}$
$0.7 \mu \mathrm{~s}$

$$
\begin{array}{rlr}
\mathrm{I}_{\mathrm{AT}} & =\min .5 \quad \mathrm{~mA} \\
& =\min .4 \quad \mathrm{~mA}
\end{array}
$$

$\min .6 \mathrm{~mA}$
$\min$. 4.5 mA


## DC Input Signal (W terminals)

A d.c. voltage level is applied to terminal $\mathrm{W}_{1}$ or $\mathrm{W}_{2}$. A positive voltage drives the transistor $T_{1}\left(T_{2}\right)$ into the non-conducting state and a negative voltage drives it into the conducting state

Transistor conducting
Current
limiting value

$$
\begin{aligned}
{ }^{-1} \mathrm{~W} & =\min . \quad 0.6 \mathrm{~mA}\left(-\mathrm{V}_{\mathrm{W}}=\max .0 .4 \mathrm{~V}\right) \\
& =\max . \quad 15 \mathrm{~mA}
\end{aligned}
$$

Transistor non-conducting
Voltage
limiting value

$$
\begin{aligned}
& V_{W}=\min . \quad 0.2 \mathrm{~V} \\
& =\max .10 \mathrm{~V} \\
& I_{W}=\min . \quad 0.9 \mathrm{~mA}
\end{aligned}
$$

Current

## OUTPUT DATA

## Voltages and currents

## Transistor conducting

## Voltage

Available direct current
Available current during the transient averaged over: $0.4 \mu \mathrm{~s}$
$0.7 \mu \mathrm{~s}$
Transistor non-conducting
Voltage
Available direct client

$$
\begin{aligned}
{ }^{-V_{Q}} & =\max . \quad 0.2 \mathrm{~V} \\
{ }^{-1} Q D & =\max . \quad 6 \mathrm{~mA} \\
{ }^{-1} Q T & =\max . \quad 11 \mathrm{~mA} \\
& =\max . \quad 14 \mathrm{~mA}
\end{aligned}
$$

$$
-V_{Q}=\min .-0.7 V_{N}
$$

$$
I_{Q D}=\max . \quad 0.7 \mathrm{~mA}
$$

Switching and delay times
These data are for orientation only and refer to an input signal as specified under INPUT DATA.


|  | Unit unloaded | Unit max. loaded |
| :---: | :---: | :---: |
| Rise delay | ${ }_{\text {rd }}=\max .1 .0 \mu \mathrm{~s}$ | max. $1.1 \mu \mathrm{~s}$ |
| Rise time | $\dagger_{\mathrm{r}}=\max .0 .3 \mu \mathrm{~s}$ | max. $0.7 \mu \mathrm{~s}$ |
| Fall delay | $t_{\text {fd }}=\max .0 .8 \mu \mathrm{~s}$ | max. $0.8 \mu \mathrm{~s}$ |
| Fall time | $t_{f}=\max .1 .7 \mu \mathrm{~s}$ | max. 1.7 $\mu \mathrm{s}$ |

## FLIP-FLOP

## Colour: red

The unit FF4 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of ad.c. level or a positive-going trigger signal. In the case of trigger drive, the switching of the flip-flop can be controlled byad.c. level applied to the built-in gate circuits (e.g. in shift registers).

Frequency range
Ambient temperature range Weight

## CIRCUIT DATA

Terminal
$1=Q_{1}=$ output 1
$2=Q_{2}=$ output 2
$3=G_{2}=$ gate input 2
$4=G_{1}=$ gate input 1
$5=W_{1}=$ d.c. input 1
$6=W_{2}=$ d.c. input 2
$7=A=$ trigger input
$8=\mathrm{N}=$ supply -6 V
$9=P=$ supply +6 V
$10=E=$ common supply 0 V
: see INPUT DATA
: -20 to $+60^{\circ} \mathrm{C}$
: approx. 20 g


Drawing symbol


## Power Supply

Terminal $8: V_{N}=-6 \mathrm{~V} \pm 5 \%, \quad{ }^{-1} \mathrm{~N}=8.8 \mathrm{~mA}$ Nominal value

$$
\left.9: V_{P}=+6 V \pm 5 \%, \quad I_{P}=0.6 \mathrm{~mA}\right\} \text { of the current }
$$

$$
10: V_{E}=0 V \text { common }
$$

- The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=6.3 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

## Input Signal Requirements

## Trigger Input Signal (A terminal)

A positive-going voltage step is applied to terminal A. This voltage step drives the transistor $T_{1}\left(T_{2}\right)$ into the non-conducting state if the corresponding gate has been opened by an appropriate gate input signal on terminal $G_{1}\left(G_{2}\right)$.


Voltage

Required direct current


## DC Input signal (W terminals)

Ad.c. voltage level is applied to terminal $\mathrm{W}_{1}$ or $\mathrm{W}_{2}$. A positive voltage drives the transistor $T_{1}\left(T_{2}\right)$ into the non-conducting state and a negative voltage drives it into the conducting state.

## Transistor conducting

## Current

limiting value

$$
\begin{aligned}
{ }^{-1} \mathrm{~W} & =\min .0 .6 \mathrm{~mA}\left(-\mathrm{V}_{\mathrm{W}}=\max \cdot 0.4 \mathrm{~V}\right) \\
& =\max .15 \mathrm{~mA}
\end{aligned}
$$

Transistor non-conducting
Voltage
limiting value

$$
\begin{aligned}
\mathrm{V}_{\mathrm{W}} & =\min .0 .2 \mathrm{~V} \\
& =\max \cdot 10 \mathrm{~V} \\
\mathrm{I}_{\mathrm{W}} & =\min .0 .9 \mathrm{~mA}
\end{aligned}
$$

## Gate Input Signal (G terminals)

A dec. voltage level is applied to terminal $G_{1}\left(G_{2}\right)$. Transistor $T_{1}\left(T_{2}\right)$ is driven into the non-conducting state by the trigger input signal (A terminal) if the corresponding gate is opened by an appropriate gate input signal.

|  | gate open |  | gate closed |  |  |
| :--- | ---: | :--- | :--- | :--- | :--- |
| Voltage | $-V_{G}=$ | $\min$. | 0 | V | $\min$. | $\mathrm{V}_{\mathrm{AM}}$

Required average current during the positive transient of $\mathrm{V}_{\mathrm{G}}$
Gate setting time
when the gate input level changes at random:
when the gate input level changes within $2 \mu \mathrm{~s}$ after the positive going edge of the trigger signal :
${ }^{\dagger}{ }_{\mathrm{GS}}=\min .17 \mu \mathrm{~m} \quad \min . \quad 25 \mu_{\mathrm{s}}$
to open gate
$=\min . \quad 1.6 \mathrm{~mA}$
${ }_{\mathrm{G}} \mathrm{GT}$
to close gate_

Note: The latter applies to a shift register configuration so that the max. shift frequency is approximately 70 kHz .

During triggering the $G$ levels should not be at zero voltage level simultaneously.

The gate setting time is the required waiting time between the last $G$ level change and the potitive going edge of the trigger pulse.

## OUTPUT DATA

## Voltages and currents

## Transistor conducting

Voltage
Available direct current

$$
\begin{aligned}
& -\mathrm{V}_{\mathrm{Q}}=\max . \quad 0.2 \mathrm{~V} \\
& { }^{-1} \mathrm{QD}=\max . \quad 6 \quad \mathrm{~mA}
\end{aligned}
$$

Available current during the transient
averaged over: $0.4 \mu \mathrm{~s}$

$$
0.7 \mu \mathrm{~s}
$$

$$
\begin{aligned}
{ }^{-1} \mathrm{QT} & =\max . & 11 \mathrm{~mA} \\
& =\max . & 14 \mathrm{~mA}
\end{aligned}
$$

Transistor non-conducting
Voltage
Available direct current

$$
\begin{array}{rlrl}
-V_{Q} & =\min . & -0.7 & V_{N} \\
I_{Q D} & =\max . & 0.7 \mathrm{~mA}
\end{array}
$$

Switching and delay times
These data are for orientation only and refer to an input signal as specified under INPUT DATA.


Unit unloaded
Unit max. loaded

| Rise delay | ${ }_{\mathrm{rd}}=\max$. | 1.0 | $\mu \mathrm{~s}$ | $\max$. | 1.1 |
| :--- | :--- | :--- | :--- | :--- | :--- |$\mu_{\mathrm{s}}$

## DUAL NEGATIVE GATE

## Colour: orange

The unit 2.3N1 contains two three-input germanium-diode gates, that perform an AND logical operation on negative input-voltage signals.
The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals $Q_{1}$ and $Q_{2}$. In this latter case only one negative supply terminal should be used.

Pulse repetition frequency range:
Ambient temperature range:
Weight:

## CIRCUIT DATA

## Terminal



Drawing symbol

$$
\begin{aligned}
1 & =N_{1}=\text { supply }-6 \mathrm{~V}(1) \\
2 & =W_{1}=\text { input } 1 \\
3 & =W_{3}=\text { input } 3 \\
4 & =W_{5}=\text { input } 5 \\
5 & =Q_{1}=\text { output } 1 \\
6 & =Q_{2}=\text { output } 2 \\
7 & =W_{2}=\text { input } 2 \\
8 & =W_{4}=\text { input } 4 \\
9 & =W_{6}=\text { input } 6 \\
10 & =N_{2}=\text { supply }-6 \mathrm{~V}(2)
\end{aligned}
$$



## Power Supply

1 Nominal
Terminal 1: $\mathrm{V}_{\mathrm{N}_{1}}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{N}_{1}=0-0.5 \mathrm{~mA}$ ) value 10: $V_{N_{2}}=-6 \mathrm{~V}_{ \pm} 10 \%,-{ }^{-1} \mathrm{~N}_{2}=0-0.5 \mathrm{~mA}{ }^{1}$ ) $\left\{\begin{array}{l}\text { of the } \\ \text { current }\end{array}\right.$

## INPUT DATA

## Input Signal Requirements ${ }^{2}$

Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $V_{W n}=0.1$ to 0.5 V more positive than $V_{Q}$ dependent on the input current $I_{W_{n}}$.
Current : To be supplied to terminal $W_{n}$ having the least negative voltage level. For $V_{W n}=0$ volt and $\left.I_{Q}=0 \mathrm{~mA}: I_{W n}=\max .0 .48 \mathrm{~mA}{ }^{1}\right)+\max$. $0.04 \mathrm{~mA}^{1}$ ) for every $W$ terminal at a negative voltage level.

## OUTPUT DATA

## Output Signal Characteristics ${ }^{2}$ )

Voltage: see INPUT DATA
Load current $I_{Q}=\max \cdot \frac{-V_{N}+V_{Q}}{13} m A^{1}$ )
Output Impedance
When $V_{Q}$ is positive-going, the output impedance approximates the output impedance of the driving circuit. When $\mathrm{V}_{Q}$ is negative-going, the output impedance is max. $13 \mathrm{k} \Omega$.

## LIMITING VALUES

Current through conducting diode $I_{W c}=\max .10 \mathrm{~mA}$
Voltage between terminals N and $\mathrm{W}=\max .30 \mathrm{~V}$

## ${ }^{1}$ ) The sign is positive when the current flows towards the circuit.

${ }^{2}$ ) These data apply to the most adverse working condition for a combination of units, namely to a supply voltage $V_{N}=-5.4 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

## DUAL NEGATIVE GATE

Colour: orange

The unit 2.2N 1 contains two two-input germanium-diode gates that perform an AND logical operation on negative input voltage signals.
The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals $Q_{1}$ and $Q_{2}$. In this latter case, only one negative supply terminal should be used.

Pulse repetition frequency range: $\quad 0-100 \mathrm{kHz}$
Ambient temperature range: $\quad-20$ to $+60^{\circ} \mathrm{C}$
Weight:
approx. 20 g

## CIRCUIT DATA



Drawing symbol

Terminal

$$
\begin{align*}
1 & =N_{1}=\text { supply }-6 \mathrm{~V}  \tag{1}\\
2 & =W_{1}=\text { input } 1 \\
3 & =W_{3}=\text { input } 3 \\
4 & =\text { not connected } \\
5 & =Q_{1}=\text { output } 1 \\
6 & =Q_{2}=\text { output } 2 \\
7 & =\text { not connected } \\
8 & =W_{2}=\text { input } 2 \\
9 & =W_{4}=\text { input } 4 \\
10 & =N_{2}=\text { supply }-6 \mathrm{~V}
\end{align*}
$$



$$
\begin{aligned}
\text { Power Supply } \\
\hline \text { Terminal 1: } V_{N_{1}}=-6 \mathrm{~V} \pm 10 \%,-1 \mathrm{~N}_{1}=0-0.5 \mathrm{~mA}^{1} \text { ) } \\
10: \mathrm{V}_{\mathrm{N}_{2}}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{N}_{2}=0-0,5 \mathrm{~mA} \mathrm{l}^{1} \text { ) }
\end{aligned}\left\{\begin{array}{l}
\text { Nomina } \\
\text { value } \\
\text { of the } \\
\text { current }
\end{array}\right.
$$

1) The sign is positive when the current flows towards the circuit.

## INPUT DATA

Input Signal Requirements ${ }^{2}$ )
Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $V_{W_{n}}=0.1$ to 0.5 V more positive than $\mathrm{V}_{\mathrm{Q}}$ dependent on the input current $\mathrm{I}_{\mathrm{Wn}}$.
Current: To be supplied to terminal $W_{n}$ having the least negative voltage level. For $V_{W_{n}}=0$ volt and $\left.I_{Q}=0 m A: I_{W_{n}}=\max .0 .48 \mathrm{~mA}^{1}\right)+\max$. $0.04 \mathrm{~mA}^{1}$ ) for every $W$ terminal at a negative voltage level.

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$ )
Voltage: See INPUT DATA
Load current $\quad I_{Q}=\max \cdot \frac{-V_{N}+V_{Q}}{13} \mathrm{~mA}{ }^{1}$ )

## Output Impedance

When $V_{Q}$ is positive-going, the output impedance approximates the output impedance of the driving circuit. When $\mathrm{V}_{Q}$ is negative-going, the output impedance is max. $13 \mathrm{k} \Omega$.

## LIMITING VALUES

Current through conducting diode $I_{W c}=\max .10 \mathrm{~mA}$
Voltage between terminals N and $\mathrm{W}=$ max. 30 V

1) The sign is positive when the current flows towards the circuit
${ }^{2}$ ) These data apply to the most adverse working condition for a combination of units, namely to a supply voltage $V_{N}=-5.4 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

## DUAL POSITIVE GATE

Colour: orange

The unit 2.3P1 contains two three-input silicon-diode gates, that perform an OR logical operation on negative input-voltage signals.
The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals $Q_{1}$ and $Q_{2}$. In this latter case, only one positive supply terminal should be used.

Pulse repetition frequency range:
Ambient temperature range:
Weight:


CIRCUIT DATA
Terminal

$$
\begin{align*}
& 1=P_{1}=\text { supply }+6 \mathrm{~V}(1) \\
& 2=W_{1}=\text { input } 1 \\
& 3=W_{3}=\text { input } 3 \\
& 4=W_{5}=\text { input } 5 \\
& 5=Q_{1}=\text { output } 1 \\
& 6=Q_{2}=\text { output } 2 \\
& 7=W_{2}=\text { input } 2 \\
& 8=W_{4}=\text { input } 4 \\
& 9=W_{6}=\text { input } 6 \\
& 10=P_{2}=\text { supply }+6 \mathrm{~V}(2) \tag{2}
\end{align*}
$$



## INPUT DATA

Input Signal Requirements ${ }^{2}$ )
Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $\mathrm{V}_{W_{n}}=0.4$ to 1 V more negativethan $\mathrm{V}_{\mathrm{Q}}$ dependent on the input current $\mathrm{I}_{W_{n}}$.
Current : To be supplied to terminal $W_{n}$ having the most negative voltage level.

$$
{ }^{-1} W_{W_{n}}=\text { approx. } I_{Q}+\max .{ }^{n} 0.07 \mathrm{~mA} \text { at }-V_{Q}=1 \mathrm{~V}
$$

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$ )
Voltage: See INPUT DATA
Load current $I_{Q}=$ approx. ${ }^{-1} I_{W_{n}}-\max .0 .07 \mathrm{~mA}{ }^{1}$ ) at $-V_{Q}=1 \mathrm{~V}$

## Output Impedance

When $V_{Q}$ is negative-going, the output impedance approximates the output impedance of the driving circuit. When $\mathrm{V}_{\mathrm{Q}}$ is positive-going, the output impedance is max. $130 \mathrm{k} \Omega$.

## LIMITING VALUES

Current through conducting diode $I_{W c}=\max .10 \mathrm{~mA}$
Voltage between terminals P and $\mathrm{W}=\max .30 \mathrm{~V}$

[^5]
## DUAL POSITIVE GATE

## Colour: orange

The unit 2.2P1 contains two two-input silicon-diode gates, that perform an OR logical operation on negative input-voltage signals.
The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the outputterminals $Q_{1}$ and $Q_{2}$. In this latter case, only one positive supply terminal should be used.

Pulse repetition frequency range:
Ambient temperature range:
Weight:


## CIRCUIT DATA

Drawing symbol
Terminal

$$
\begin{aligned}
1 & =P_{1}=\text { supply }+6 \mathrm{~V}(1) \\
2 & =W_{1}=\text { input } 1 \\
3 & =W_{3}=\text { input } 3 \\
4 & =\text { not connected } \\
5 & =Q_{1}=\text { output } 1 \\
6 & =Q_{2}=\text { output } 2 \\
7 & =\text { not connected } \\
8 & =W_{2}=\text { input } 2 \\
9 & =W_{4}=\text { input } 4 \\
10 & =P_{2}=\text { supply }+6 \mathrm{~V}(2)
\end{aligned}
$$



## Power Supply

$\left.\begin{array}{rl}\text { Terminal } 1: V_{P 1} & \left.=6 \mathrm{~V} \pm 10 \%, I_{P 1}=0.05-0.1 \mathrm{~mA}{ }^{1}\right) \\ 10: V_{P 2} & \left.=6 \mathrm{~V} \pm 10 \%, I_{P_{2}}=0.05-0.1 \mathrm{~mA}\right)^{1}\end{array}\right\}$

Nominal
value
of the current
${ }^{1}$ ) The sign is positive when the current flows towards the circuit

## INPUT DATA

## Input Signal Requirements ${ }^{2}$ )

Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $V_{W_{n}}=0.4$ to 1 V more negative than $V_{Q}$ dependent on the input current $I_{W n}$.
Current: To be supplied to terminal $W_{n}$ having the most negative voltage level. ${ }^{-1} \mathrm{I}_{\mathrm{W}}=$ approx. $\mathrm{I}_{\mathrm{Q}}+\max .0 .07 \mathrm{~mA} \quad$ at $-\mathrm{V}_{\mathrm{Q}}=1 \mathrm{~V}$

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$ )
Voltage: See INPUT DATA
Load current $I_{Q}=$ approx. ${ }^{-1} W_{n}-\max \cdot 0.07 \mathrm{~mA}{ }^{1}$ ) at $-\mathrm{V}_{Q}=1 \mathrm{~V}$
Output Impedance
When $V_{Q}$ is negative-going, the output impedance approximates the output impedance of the driving circuit. When $\mathrm{V}_{Q}$ is positive-going, the output impedance is max. $130 \mathrm{k} \Omega$.

## LIMITING VALUES

Current through conducting diode: $I_{W_{c}}=\max .10 \mathrm{~mA}$
Voltage between terminals $P$ and $W=$ max. 30 V

[^6]
## DUAL PULSE LOGIC

## Colour: orange

The unit 2. PLI contains two identical germanium diode pulse gates which are controlled by a d.c. voltage level.

The circuits are normally used in conjunction with flip-flop circuits. With the dual pulse logic a second pair of a.c. inputsare formed for a flip-flop FF 1 , or in combination with flip-flops FF2 a bi-directional shift register can be made. In these applications the twin pulse logic output terminals are to be connected directly to the flip-flop d.c. input terminals.

In each circuit a silicon diode is incorporated for reset purposes of the connected flip-flop.

Pulse repetition frequency range: $\quad 0-100 \mathrm{kHz}$
Ambient temperature range:
-20 to $+60^{\circ} \mathrm{C}$
Weight:
approx. 20 g

## CIRCUIT DATA



Drawing symbol

Terminal

$$
\begin{aligned}
& 1=G_{1}=\text { gate input } 1 \\
& 2=V_{2}=\text { reset input } 2 \\
& 3=A_{1}=\text { a.c. input } 1 \\
& 4=A_{2}=\text { a.c. input } 2 \\
& 5=Q_{2}=\text { output } 2 \\
& 6=K_{2}=\text { normally not used } \\
& 7=K_{1}=\text { normally not used } \\
& 8=Q_{1}=\text { output } 1 \\
& 9=V_{1}=\text { reset input } 1 \\
& 10=G_{2}=\text { gate input } 2
\end{aligned}
$$



## Power Supply

The unit is not connected to any supply voltage

## INPUT DATA

These data are dependent on the driven circuit, the values given apply to use of the dual pulse logic in conjunction with flip-flop circuits FF1 or FF2.

Input Signal Requirements ${ }^{1}$.)
AC Input Signal (A terminals)
A positive-going voltage step is applied to terminal $A_{1}$ or $A_{2}$ or to both terminals interconnected.

This voltage step passes the pulse gate if it has been opened by a proper d.c.gate input signal on terminal $G_{1}\left(G_{2}\right)$


Voltage

Rise time
Length of driving pulse
Input noise level =max. $1 \vee$ peak to peak
Gate Input Signal (G terminals)
A d. c.voltage level is applied to terminal $G_{1}\left(G_{2}\right)$
The a.c. input signal (terminal $A_{1}\left(A_{2}\right)$ )passes if the corresponding gate input $G_{1}\left(G_{2}\right)$ is at "negative low" level (i.e. gate open).
Note 1: The $G_{1}$ and $G_{2}$ input levels should not be "negative low" simultaneously

Note 2: The $G_{1}$ and $G_{\eta}$ input levels have to be present $8 \mu$ sefore the arrival of the a.c. input signal

[^7]Gate Open (input level "negative low")
Voltage $-V_{G}=\max .0 .2 \mathrm{~V}$

$$
=\min . \quad O V
$$

Gate Closed (input level "negative high")
Voltage $-V_{G}=\min . V_{A M}\left(V_{A M}=\right.$ amplitude of a.c. input signal)

$$
=\max .-V_{N}
$$

## Reset Input Signal (V terminals)

A negative reset signal can be applied to terminal $\mathrm{V}_{1}$ or $\mathrm{V}_{2}$
Current $\left.\quad{ }^{-1} V=\min .0 .5 \mathrm{~mA}^{1}\right)\left(-V_{V}=\max .1 \mathrm{~V}\right)$
limiting value $\quad=\max .10 \mathrm{~mA}{ }^{1}$ )

## OUTPUT DATA

When used in conjunction with flip-flop circuits FF1 or FF2, the output terminals $\left(Q_{1}\right.$ and $Q_{2}$ ) are directly connected to the flip-flop d.c. input terminals ( $W_{1}$ and $W_{2}$ )

Input Impedance
Equivalent to a capacitance of approx. 500 pF . ( $\mathrm{A}_{1}, \mathrm{~A}_{2}$ terminal or both terminals interconnected).
${ }^{1}$ ) The sign is positive when the current flows towards the circuit

## DUAL PULSE LOGIC

## Colour: orange

The unit 2. PL2 contains two identical pulse gates which are controlled by a d.c. voltage level.

The circuits are normally used in conjunction with flip-flopcircuits. With the dual pulse logic a second pair of a.c. inputs are formed for a flip-flop FF3, or in combination with flip-flops FF4 a bi-directional shift register can be made. In these applications the 2. PL2 output terminals are to be connected directly to the flip-flop d.c. input terminals.


Terminal $1=G_{1}=$ gate input 1
$2=G_{2}=$ gate input 2
$3=K_{1}=$ terminal for external gate input
$4=K_{2}=$ terminal for external gate input
$5=Q_{2}=$ output 2
$6=Q_{1}=$ output 1
$7=A_{1}=$ trigger input 1
$8=A_{2}=$ trigger input 2
$9=\mathrm{N}=$ supply -6 V
$10=$ not connected


Power Supply
Terminal $9: \mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%,{ }^{-1} \mathrm{~N}=0-2.5 \mathrm{~mA} \quad$ Nominal value of the current

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=6.3 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

These data are dependent on the driven circuit, the values given apply to use of the dual pulse logic in conjunction with flip-flops FF3 or FF4.

## Input Signal Requirements

Trigger Input Signal (A terminals)
A positive going voltage step is applied to terminal $A_{1}$ or $A_{2}$ or to both terminals interconnected.

This voltage step passes the pulse gate if it has been opened by an appropriate gate input signal on terminal $G_{1}\left(G_{2}\right)$.


Voltage

$$
\begin{aligned}
\mathrm{V}_{\mathrm{AM}} & =\min . \quad-0.7 \mathrm{~V}_{\mathrm{N}} \\
& =\max . \quad-\quad \mathrm{V}_{\mathrm{N}} \\
-\mathrm{V}_{0} & =\min . \quad 0 \quad \mathrm{~V} \\
& =\max . \quad 0.2 \mathrm{~V}
\end{aligned}
$$

$A_{1}$ or $A_{2}$ - $A_{1}$ and $A_{2}$ interconnected

Required direct current
Required current during the transient
averaged over: $0.4 \mu \mathrm{~s}$
$0.7 \mu \mathrm{~s}$
.

Rise time
Pulse duration

Input noise level

$$
\begin{array}{lll}
\dagger_{r} & =\max . & 0.7 \mu \mathrm{~s} \\
{ }^{{ }_{\mathrm{t}}^{1}} & =\min . & 3
\end{array} \mu_{\mathrm{s}} .
$$

Gate Input Signal (G terminals)
A d.c.voltage level is applied to terminal $G_{1}\left(G_{2}\right)$.
The trigger input signal (terminal $A_{1}\left(A_{2}\right)$ passes if the corresponding gate is opened by an appropriate gate input signal.
To terminal $K_{1}\left(K_{2}\right)$ external diodes can be connected (in the same sense as diode $D_{3}\left(D_{4}\right)$ ), to provide the corresponding pulse gate with extra condition inputs.

Voltage
Required gate current causedby negative transient of $V_{A M}$

Required average current during the positive transient of $V_{G}$
gate open gate closed

$$
-V_{G}=\min .0 \quad V \quad \min . \quad V_{A M}
$$

$$
=\max .0 .2 \mathrm{~V} \quad \max .-V_{\mathrm{N}}
$$

$$
\mathrm{I}_{\mathrm{GT}}=\min . \quad 1.75 \mathrm{~mA} \quad \min . \quad 1.2 \mathrm{~mA}
$$

$$
\text { to open gate } \quad \text { to close gate }
$$

$$
\mathrm{I}_{\mathrm{GT}}=\min \cdot 1.6 \mathrm{~mA}
$$

Gate setting time when the gate input level changes at random when the gate input level changes within $2 \mu$ after the positive going edge of the trigger signal

$$
{ }^{\dagger}{ }_{G S}=\min .17 . \mu \mathrm{s} \quad \min .25 \quad \mu \mathrm{~s}
$$

$$
{ }^{\dagger}{ }_{G S}=\min .11 \mu \mathrm{~s} \quad \min .11 \quad \mu_{\mathrm{S}}
$$

Note: The latter applies to a shift register configuration so that the max. shift frequency is approximately 70 kHz
During triggering the $G$ levels should not be at zero voltage level simultaneously.
The gate setting time is the required waiting time between the last $G$ level change and the positive going edge of the trigger pulse.

## OUTPUT DATA

When used in conjunction with flip-flops FF3 and FF4, the output terminals $\left(Q_{1}\right.$ and $\left.Q_{2}\right)$ are directly connected to the flip-flop d.c. input terminals $\left(W_{1}\right.$ and $W_{2}$ ).

## EMITTER FOLLOWER/INVERTER AMPLIFIER

Colour: yellow

The unit EFI/IAI contains a transistor emitter-follower circuit and a transistor inverter circuit. The transistors are medium-speed switching types.
The two circuits, i.e. the standard circuits EFI and IAI, can be used either independently or in combination.
Pulse repetition frequency range:
Ambient temperature range:
Weight:
CIRCUIT DATA
Terminal $\quad 1=Q_{2}=$ output 2
$0-100 \mathrm{kHz}$
-20 to $+60^{\circ} \mathrm{C}$
approx. 20 g


Drawing symbol

$$
\begin{aligned}
2 & =E_{2}=\text { common supply } 0 \mathrm{~V} \\
3 & =W_{2}=\text { input } 2 \\
4 & =P_{2}=\text { supply }+6 \mathrm{~V} \\
5 & =\mathrm{P}_{1}=\text { supply }+6 \mathrm{~V} \\
6 & =\mathrm{N}_{2}=\text { supply }-6 \mathrm{~V} \\
7 & =\mathrm{N}_{1}=\text { supply }-6 \mathrm{~V} \\
8 & =\mathrm{W}_{1}=\text { input } 1 \\
9 & =\mathrm{T}_{1}=\text { tapped output } 1 \\
10 & =\mathrm{Q}_{1}=\text { output } 1
\end{aligned}
$$



EF1 terminals with index 1
IA1 terminals with index 2

Power Supply
Terminal 2: $\quad V_{E 2} \quad=0 \mathrm{~V}$ common
$\left.\begin{array}{ll}\text { 4: } & \left.\mathrm{V}_{\mathrm{E} 2}=+6 \mathrm{~V} \pm 10 \%, \mathrm{I}_{\mathrm{P} 2}=0.16 \mathrm{~mA}^{1}\right) \\ \text { 5: } & \left.\mathrm{V}_{\mathrm{P} 2}=+6 \mathrm{~V} \pm 10 \%, \mathrm{I}_{\mathrm{P} 1}=3.3-6.6 \mathrm{~mA}{ }^{1}\right) \\ \text { 6: } & \mathrm{V}_{\mathrm{N} 2}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{I}_{\mathrm{N} 2}=0-6 \mathrm{~mA}^{1} \text { ) } \\ \text { 7: } & \left.\mathrm{V}_{\mathrm{N} 1}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{I}_{\mathrm{N} 1}=3.3-25 \mathrm{~mA}^{1}\right)\end{array}\right\} \begin{aligned} & \text { Nominal } \\ & \text { value } \\ & \text { of the } \\ & \text { current }\end{aligned}$
For input and output data see 2.1 A 1 and 2 .EF1 specifications.

[^8]
## 2.EF 1

## DUAL EMITTER FOLLOWER

Colour: yellow

The unit 2.EF1 contains two identical transistor emitter-follower circuits that constitute a non-inverting buffer-amplifier function with a low output impedance. The transistors are medium-speed switching types.
The unit is equipped with a tap on the output resistor for cases in which a level shift towards the positive supply line is required.

Pulse repetition frequency range:


Drawing symbol

$$
\begin{align*}
& 1=Q_{2}=\text { output } 2 \\
& 2=T_{2}=\text { tap output } 2 \\
& 3=W_{2}=\text { input } 2 \\
& 4=P_{2}=\text { supply }+6 \mathrm{~V}(2)  \tag{2}\\
& 5=P_{1}=\text { supply }+6 \mathrm{~V}(1)  \tag{1}\\
& 6=\mathrm{N}_{2}=\text { supply }-6 \mathrm{~V}(2)  \tag{2}\\
& 7=\mathrm{N}_{1}=\text { supply }-6 \mathrm{~V}(1)  \tag{1}\\
& 8=W_{1}=\text { input } 1 \\
& 9=T_{1}=\text { tap output } 1 \\
& 10=Q_{1}=\text { output } 1
\end{align*}
$$

Power Supply
Terminal 4:

${ }^{1}$ ) The sign is positive when the current flows towards the circuit

## INPUT DATA

Input Signal Requirements ${ }^{2}$ )
A d.c. voltage level is applied to terminal $W_{1}\left(W_{2}\right)$
Input level "negative low"
Voltage $\quad V_{W}=\max .0 .3 \mathrm{~V}$ more negative than $V_{Q}$
limiting value $=\max .10 \mathrm{~V}$
Current

$$
\begin{aligned}
-I_{W} & \left.=\min \cdot 0.12 m A^{1}\right)(\text { unit unloaded }) \\
I_{W} & \left.=\max \cdot 0.12 \mathrm{~mA}^{1}\right)\left(-I_{Q}\right. \text { at max. value) }
\end{aligned}
$$

Input level "negative high"
Voltage $\quad V_{W}=\max .0 .3 \mathrm{~V}$ more negative than $\mathrm{V}_{Q}$
limiting value

$$
=\min .-0.7 \mathrm{~V}_{\mathrm{N}}
$$

Current

$$
-V_{W}=\max . \quad-V_{N}
$$

$$
\begin{aligned}
&-I_{W}=\min \cdot \frac{I_{Q}+6}{34} \mathrm{~mA} \\
&\left.{ }^{1}\right) \\
&-I_{W}=\min \cdot \frac{I_{T}+5.1}{34} \mathrm{~mA}
\end{aligned}
$$

Input Impedance
Equivalent to a capacitance of approx. 20 pF

## OUTPUT DATA

## Output Signal Characteristics ${ }^{2}$ )

Output level "negative low"
Voltage

$$
V_{Q}=\max \cdot 0.3 \mathrm{~V} \text { more positive than } \mathrm{V}_{\mathrm{W}}
$$

$$
V_{T}=\min .0 .2 \mathrm{~V}
$$

Load current $\quad{ }^{-1} Q=\max .2 .2 \mathrm{~mA}{ }^{1}$ )
$-I_{T}=\max \cdot 1.8 \mathrm{~mA}{ }^{1}$ ) at $V_{T}=0.2 \mathrm{~V}$
Output level "negative high"
Voltage

$$
V_{Q}=\max \cdot 0.3 V \text { more positive than } V_{W}
$$

${ }^{1}$ ) The sign is positive when the current flows towards the circuit
${ }^{2}$ ) These data are derived from the most adverse working condition for a combination of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $V_{P}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

Load current $I_{Q}$ and $I_{T}$

| $V_{W}$ | $I_{Q_{\max }}$ | $I_{T \max }$ <br> at $V_{T}=-0.5 \mathrm{~V}$ | $\mathrm{I}_{T_{\max }}$ <br> at $V_{T}=-1 \mathrm{~V}$ |
| :---: | ---: | :---: | :---: |
| $0.7 \mathrm{~V}_{\mathrm{N}}$ | 2 mA | 4.5 mA | 3 mA |
| $0.8 \mathrm{~V}_{\mathrm{N}}$ | 4 mA | 6 mA | 4.5 mA |
| $0.9 \mathrm{~V}_{\mathrm{N}}$ | 11 mA | 7.5 mA | 6 mA |
| $0.95 \mathrm{~V}_{\mathrm{N}}$ | 17 mA | 9 mA | 7.5 mA |

Output Impedance
Equivalent to a resistance of approx.
$R_{\mathbf{i}}=2000 \Omega$ for a non-conducting transistor
$R_{\mathbf{i}}=0.03 \mathrm{Z}_{\mathbf{o}}$ for a conducting transistor
( $Z_{0}$ being the output impedance of the unit driving the W terminal)

Switching and Delay Times (for orientation only)
A square wave input signal ( W terminal) is assumed with an amplitude of min . $-0.7 V_{N}$.


## Unit Unloaded

$\begin{array}{ll}\text { Fall time } & t_{f}=\max \cdot 0.1 \mu \mathrm{~s} \\ \text { Rise time } & t_{r}=\max \cdot 0.1 \mu \mathrm{~s}\end{array}$

## DUAL INVERTER AMPLIFIER

Colour: yellow

The unit 2.|Al contains two identical transistor inverter circuits. Thetransistors are medium-speed switching types.
The circuits constitute an inverting (NOT) function when driven by a signal on the W terminal.
Pulse repetition frequency range:
Ambient temperature range:
$0-100 \mathrm{kHz}$
-20 to $+60^{\circ} \mathrm{C}$
approx. 20 g
Weight:

## CIRCUIT DATA

Terminal

$$
\begin{align*}
& 1=Q_{2}=\text { output } 2 \\
& 2=W_{2}=\text { input } 2 \\
& 3=E_{2}=\text { common supply } 0 \mathrm{~V}(2) \\
& 4=E_{1}=\text { common supply } 0 \mathrm{~V}(1) \\
& 5=P_{2}=\text { supply }+6 \mathrm{~V}(2)  \tag{2}\\
& 6=P_{1}=\text { supply }+6 \mathrm{~V}(1)  \tag{1}\\
& 7=N_{2}=\text { supply }-6 \mathrm{~V}(2)  \tag{2}\\
& 8=N_{1}=\text { supply }-6 \mathrm{~V}(1)  \tag{1}\\
& 9=W_{1}=\text { input } 1 \\
& 10=Q_{1}=\text { output } 1
\end{align*}
$$



Power Supply
Terminal 3:
$V_{E 2}=O V$ common

| 4: | $V_{E 1}=0 V$ common |  |
| :--- | :--- | :--- |
| 5: | $V_{P 2}=+6 V \pm 10 \%,{ }^{I_{P 2}}=0.16 \mathrm{~mA}{ }^{1}$ ) | Nominal |
| 6: | $\left.V_{P 1}=+6 V \pm 10 \%,{ }^{1}{ }_{P 1}=0.16 \mathrm{~mA}{ }^{1}\right)$ | value |
| 7: | $\left.V_{N 2}=-6 V \pm 10 \%,-1{ }_{N 2}=0-6 \mathrm{~mA}{ }^{1}\right)$ | of the |
| 8: | $\left.V_{N 1}=-6 V \pm 10 \%,-1{ }_{N 1}=0.6 \mathrm{~mA}^{1}\right)$ | current |

${ }^{1}$ ) The sign is positive when the current flows towards the circuit

## INPUT DATA

Input Signal Requirements ${ }^{2}$
Transistor conducting (output level "negative low")
Voltage

$$
\begin{aligned}
-V_{W} & =\min . \quad-0.7 V_{N} \\
& =\max . \quad-\quad-V_{N} \\
& =\min . \quad 0.6 \mathrm{~mA})
\end{aligned}
$$

limiting value
Current
Transistor non-conducting (output level "negative high")
Voltage

$$
-V_{W}=\max \cdot \quad 0.3 V
$$

limiting value $\quad V_{W}=\max .10 \mathrm{~V}$

## Input Impedance

Equivalent to a capacitance of approx. 400 pF .

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$ )
Transistor conducting (output level "negative low")
Voltage
$-V_{Q}=\max . \quad 0.2 V$
Load current

$$
\begin{aligned}
{ }^{-1} Q & =\max . \quad 4.3 \mathrm{~mA} \\
& =\text { max. } \quad \text { terminal } N_{1}\left(N_{2}\right) \text { connected to } V_{N} \\
& \left.10 \mathrm{~mA}^{1}\right) \text { terminal } \mathrm{N}_{1}\left(\mathrm{~N}_{2}\right) \text { floating }
\end{aligned}
$$

Transistor non-conducting (output level "negative high")
Voltage

$$
\begin{aligned}
-V_{Q} & =\min . & -0.7 \mathrm{~V}_{\mathrm{N}} \\
V_{Q} & =\max . & 1.5 \mathrm{~mA} \\
& = & 0 \mathrm{~mA}
\end{aligned}
$$

[^9]
## Output Impedance

Equivalent to a resistance of approx.

$$
\begin{aligned}
& R_{i}=50 \Omega \text { for positive-going output voltage } \\
& R_{i}=1000 \Omega \text { for negative-going output voltage }
\end{aligned}
$$

Switching and Delay Times (for orientation only)
A square wave input signal is assumed with an amplitude of $\min .-0.7 \mathrm{~V}_{\mathrm{N}}$.


Unit Unloaded
Rise delay

$$
t_{r d}=\max .0 .1 \mu \mathrm{~s}
$$

Rise time
$t_{\mathrm{r}}=\max .0 .3 \mu \mathrm{~s}$
Fall delay
${ }^{\mathrm{f}} \mathrm{fd}=\max .0 .6 \mu \mathrm{~s}$
Fall time
$t_{f}=\max .0 .2 \mu \mathrm{~s}$

## DUAL EMITTER FOLLOWER

Colour: yellow

The unit 2, EF2 contains two identical EF2 transistor emitter follower circuits that constitute a buffer amplifier function. The unit has especially been designed to amplify the weak output signals originating from a diode gate circuit.

The unit drives a grounded emitter transistor directly at the base. By connecting the built-in ant i-bottoming diode ( $D_{1}$ or $D_{2}$ ) via the $M$ terminal to the collector of the driven grounded emitter stage, hole-storage effects in this stage are avoided. In this way short transients are maintained.

The output signal is normally taken from the $Q$ terminal. When a flip-flop is to be set or reset by an EF2, normally the Routput is used, the memory property of the flip-flop then being maintained.

The transistors used are medium-speed switching types.
Pulse repetition frequency range: $\quad 0-100 \mathrm{kHz}$
Ambient temperature range:
Weight:

$$
\begin{aligned}
& 0-100 \mathrm{kHz} \\
& -20 \text { to }+60^{\circ} \mathrm{C} \\
& \text { approx. } 20 \mathrm{~g}
\end{aligned}
$$



Drawing symbol

Terminal

$$
\begin{aligned}
& 1=Q_{2}=\text { output } 2 \\
& 2=M_{2}=\text { clamp diode } 2 \\
& 3=R_{2}=\text { diode output } 2 \\
& 4=W_{2}=\text { input } 2 \\
& 5=P=\text { supply }+6 \mathrm{~V} \\
& 6=W_{1}=\text { input } 1 \\
& 7=N=\text { supply }-6 \mathrm{~V} \\
& 8=R_{1}=\text { diode output } 1 \\
& 9=M_{1}=\text { clamp diode } 1 \\
& 10=Q_{1}=\text { output } 1
\end{aligned}
$$

## Power Supply

Terminal 5: $\quad V_{P}=+6 \mathrm{~V} \pm 10 \%, I_{P}=3.5-4 m A{ }^{1}$, Nominal value

$$
\text { 7: } \left.\left.\quad V_{N}=-6 V \pm 10 \%,-1{ }_{N}=4-12 \mathrm{~mA}\right)\right\} \text { of the current }
$$

## INPUT DATA

Input Signal Requirements ${ }^{2}$ )
Input level "negative low"
Current

$$
\left.\begin{array}{rl}
-I_{W} & \left.=\max \cdot 0.07 \mathrm{~mA}^{1}\right)(\text { unit unloaded }) \\
I_{W} & =\max \cdot 0.12 \mathrm{~mA}
\end{array}\right)\left(-\mathrm{I}^{1} Q^{\text {at maximum value })}\right.
$$

Input level "negative high"
Current $\quad-I_{W}=\min .0 .3 \mathrm{~mA}{ }^{1}$ )
The unit can be driven froman $\mathrm{N}_{1}$ gate ${ }^{3}$ ) or from an N1-P1 gate ${ }^{3}$ ) sequence.

## Limiting Values

Voltage $\begin{array}{rlr}-V_{W} & =\max . & -V_{N} \\ V_{W} & =\max . & 10 \mathrm{~V}\end{array}$
Input Impedance
Equivalent to a capacitance of approx. 50 pF

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$ )
These data apply to the EF2 driven from an N1 gate ${ }^{3}$ ) or from an N1-P1 gate ${ }^{3}$ ) sequence.

1) The sign is positive when the current flows towards the circuit
${ }^{2}$ ) These data are derived from the most adverse working condition for a combination of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $V_{P}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.
${ }^{3}$ ) The standard N 1 gate is incorporated in the gate units 2.3 N 1 and 2.2 N 1 , the standard P 1 gate is incorporated in the units 2.3P1 and 2.2P1.

## EF2 driven from N1 gate ${ }^{3}$ )

Gate input level "negative low"
Load current

$$
-_{Q}=\max \cdot 0.07 \mathrm{~mA}{ }^{1} \text { ) at } V_{Q}=0.2 \mathrm{~V}
$$

Gate input level "negative high"

$$
\text { Load current } \quad \begin{aligned}
\mathrm{I}_{\mathrm{Q}} & =\max .2 .9 \mathrm{~mA}{ }^{1} \text { ) at }-\mathrm{V}_{\mathrm{Q}}=0.5 \mathrm{~V} \\
\mathrm{I}_{\mathrm{R}} & =\max . \quad 1.9 \mathrm{~mA}{ }^{1} \text { ) at }-\mathrm{V}_{R}=0.5 \mathrm{~V}
\end{aligned}
$$

EF2 driven from N1-P1 gate ${ }^{3}$ ) sequence
Gate input level "negative low"
Load current

$$
\left.{ }^{-I} Q=\max \cdot 0.12 \mathrm{~mA}^{1}\right) \text { at } V_{Q}=0.2 \mathrm{~V}
$$

Gate input level "negative high"
Load current

$$
\begin{aligned}
& \left.\mathrm{I}_{Q}=\max \cdot 0.95 \mathrm{~mA} \mathrm{I}^{1}\right) \mathrm{at}-\mathrm{V}_{Q}=0.4 \mathrm{~V} \\
& \left.\mathrm{I}_{\mathrm{R}}=\max \cdot 0.5 \mathrm{~mA}{ }^{1}\right) \mathrm{at}-\mathrm{V}_{\mathrm{R}}=0.35 \mathrm{~V}
\end{aligned}
$$

Switching and Delay Times (for orientation only)
These data apply to the EF2 driven from an N1-P1 gate ${ }^{3}$ ) sequence, the EF2 is driving a grounded emitter OC 47 stage from its $Q$ output terminal, the data are given for two values of the OC 47 collector current.
A square wave input signal with an amplitude of $\min ,-0.7 \mathrm{~V}_{\mathrm{N}}$ is applied to the gate input terminal.

Collector current OC 47 $=6 \mathrm{~mA} \quad=20 \mathrm{~mA}$
Rise delay $\quad{ }^{\dagger}{ }_{r d}=\max .0 .3 \mu \mathrm{~s} \quad \max .0 .6 \mu \mathrm{~s}$
Rise time $\quad t_{r}=\max .0 .3 \mu \mathrm{~s} \quad \max .1 .5 \mu \mathrm{~s}$
Fall delay $\quad t_{f d}=\max . \quad 2 \mu \mathrm{~s} \quad \max .3 .5 \mu \mathrm{~s}$
Fall time $\quad t_{f}=\max .0 .5 \mu \mathrm{~s} \quad \max .1 .2 \mu \mathrm{~s}$


[^10]
## DUAL INVERTER AMPLIFIER

Colour: yellow

The unit 2.IA2 contains two identical inverter amplifier circuits, that con-stitute an inverting function with an appreciable power amplification between input and output. The unit has especially been designed to amplify the weak output signals originating from a diode gate circuit, whilst it can also be used as a driver for power stages. The transistors used, are medium-speed switching types.

Pulse repetition frequency range:
Ambient temperature range:
Weight:


Drawing symbol

Terminal

$$
\begin{aligned}
& 1=Q_{2}=\text { output } 2 \\
& 2=Q_{1}=\text { output } 1 \\
& 3=W_{2}=\text { input } 2 \\
& 4=W_{1}=\text { input } 1 \\
& \left.5=N_{4}=\text { supply }-6 \mathrm{~V}(2)^{1}\right) \\
& \left.6=N_{3}=\text { supply }-6 \mathrm{~V}(1)^{1}\right) \\
& \left.7=N_{2}=\text { supply }-6 \mathrm{~V}(2)^{1}\right) \\
& \left.8=N_{1}=\text { supply }-6 \mathrm{~V}(1)^{1}\right) \\
& 9=P=\text { supply }+6 \mathrm{~V} \\
& 10=E=\text { common supply } 0 \mathrm{~V}
\end{aligned}
$$



[^11]Power Supply
Terminal 5: $\quad V_{N 4}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{I}_{\mathrm{N} 4}=0-4 \mathrm{~mA}{ }^{1}$,
6: $\quad V_{N 3}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{I}_{\mathrm{N} 3}=0-4 \mathrm{~mA}$ )
7: $\quad V_{N 2}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{I}_{\mathrm{N} 2}=0-2 \mathrm{~mA}$ )
8: $\quad V_{N 1}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{I}_{\mathrm{N} 1}=0-2 \mathrm{~mA}$ )
9: $V_{P}=+6 \mathrm{~V} \pm 10 \%, I_{P}=0.2 \mathrm{~mA}^{1}$ )
10: $\quad V_{E}=0 \mathrm{~V}$ common

Nominal value of the current

## INPUT DATA

Input Signal Requirements ${ }^{2}$ )
Application_1 (use as gate amplifier): IA2 driven by a standard negative (N1) gate ${ }_{3}^{3}$ ), or standard negative ( N 1 ) gate followed by a standard positive ( Pl ) gate ${ }^{3}$ ) circuit.
In the latter case the P supply terminal of the Pl gate is left floating.
Transistor conducting (output level "negative low")
Current

$$
\left.{ }^{-1} W=\min .0 .3 \mathrm{~mA}^{2}\right)\left(-V_{W}=\min . I V\right)
$$

Transistor non-conducting (output level "negative high")
Voltage

$$
-V_{W}=\max .0 .2 \mathrm{~V}
$$

Application 2 (use as power amplifier): IA2 driven by a grounded emitter stage with a collector resistance of $1 \mathrm{k} \Omega$ connected to the -6 V supply terminal. This driving stage can be a standard IAI circuit (incorporated in the units EFI/IAI and 2.|A1) or another IA2 circuit with both corresponding -6 V supply terminals connected to the negative supply line. In both cases the collector (Q terminal) of the driving stage is connected directly to the W terminal of the IA2.
${ }^{1}$ ) The sign is positive when the current flows towards the circuit.
${ }^{2}$ ) These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $V_{P}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.
${ }^{3}$ ) The standard N 1 gate is incorporated in the gate units 2.3 N 1 and 2.2 N 1 , the standard Pl gate is incorporated in the units 2.3 Pl and 2.2P1.

Transistor conducting (output level "negative low")
Current

$$
\left.{ }^{-1}{ }_{W}=\min .3 .7 \mathrm{~mA}{ }^{1}\right)\left(-V_{W}=\max \cdot 1.3 \mathrm{~V}\right)
$$

Transistor non-conducting (output level "negative high")
Voltage

$$
-V_{W}=\max \cdot 0.2 V
$$

Limiting Values
$\begin{array}{lll}\text { Voltage } & V_{W}=\max . & 10 \mathrm{~V} \\ \text { Current }\end{array} \quad{ }^{-1} \mathrm{I}_{\mathrm{W}}=\max . \quad 10 \mathrm{~mA}$ )

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$ )
Application_1 (see above)
Transistor conducting (output level "negative low")
Voltage

$$
\left.\left.\begin{array}{rl}
-V_{Q} & =\max . \quad 0.2 \mathrm{~V} \\
{ }^{-I_{Q}} & =\max . \\
& \left.5.5 \mathrm{~mA},{ }^{1}\right) \\
& =\max . \\
& \left.\left.\left.3.6 \mathrm{~mA}^{1}\right)\right)^{4}\right) \\
& =\max .
\end{array} 0.07 \mathrm{~mA}\right)^{1}\right)
$$

Load current

Transistor non-conducting (output level "negative high")
Voltage

$$
\begin{aligned}
-V_{Q} & =\min . & -0.7 V_{N} \\
I_{Q} & =\max . & \left.0 \mathrm{~mA},{ }^{1}\right) \\
& =\max . & \left.\left.0.5 \mathrm{~mA}{ }^{1}\right){ }^{4}\right) \\
& =\max . & \left.1.5 \mathrm{~mA})^{1}\right)
\end{aligned}
$$

Load current
${ }^{1}$ ) See note ${ }^{1}$ ) on previous page
${ }^{2}$ ) See note ${ }^{2}$ ) on previous page
${ }^{3}$ ) With all N terminals floating
${ }^{4}$ ) With terminals $N 1$ or $N 2$ connected to the -6 V supply
${ }^{5}$ ) With terminals $N 1$ and N3 or N2 and N4 connected to the -6 V supply

Application_2 (see above)
Transistor conducting (output level "negative low")
Voltage $\quad-V_{Q}=\max .0 .2 \mathrm{~V} \quad=\max .0 .25 \mathrm{~V} \quad=\max .0 .3 \mathrm{~V}$
Load current $\left.\left.\left.\left.\left.{ }^{-1} Q=\max . \quad 31 \mathrm{~mA}^{1}\right)^{3}\right)=\max . \quad 41 \mathrm{~mA}^{1}\right)^{3}\right)=\max . \quad 70 \mathrm{~mA} \mathrm{I}^{1}\right)^{3}$ ) $\left.\left.\left.\left.\left.=\max . \quad 25 \mathrm{~mA}^{1}\right)^{5}\right)=\max . \quad 35 \mathrm{~mA}^{1}\right)^{5}\right)=\max . \quad 64 \mathrm{~mA}^{1}\right)^{5}$ )

Transistor non-conducting (output level "negative high")
Voltage $\quad-V_{Q}=\min .-0.7 V_{N}$
Load current $\left.I_{Q}=0 \mathrm{~mA}{ }^{1}\right)^{3}$ )

$$
\left.\left.=\max \cdot 1.5 \mathrm{~mA}^{1}\right)^{5}\right)
$$

Output Impedance
Equivalent to a resistance of approx.

$$
\begin{aligned}
& R_{i}=50 \Omega \text { for positive-going output voltage } \\
& R_{i}=1000 \Omega \text { for negative-going output voltage }{ }^{5} \text { ) }
\end{aligned}
$$

Switching and Delay Times (for orientation only)
A square wave signal with an amplitude of $\min .-0.7 \mathrm{~V}_{\mathrm{N}}$ is fed via a standard negative ( N 1 ) gate ${ }^{2}$ ) followed by a standard positive (P1) gate ${ }^{2}$ ), to the W1 (W2) input terminal of the IA2.

Unit Unloaded
Rise delay
$t_{\text {rd }}=\max .0 .5 \mu \mathrm{~s}$
Rise time $\quad t_{r}=\max .2 .2 \mu \mathrm{~s}$
Fall delay $\quad{ }^{\dagger} f d=\max .1 .2 \mu \mathrm{~s}$
Fall time
${ }^{t_{f}}=$ max. $2.5 \mu \mathrm{~s}$


[^12]
## PULSE SHAPER

## Colour: green

The unit PS1 contains a transistor squaring-amplifier followed by an inverter circuit. The transistors are medium-speed switching types.
A d.c. inputsignal of a magnitude exceeding the input tripping level of the unit, is re-shaped and inverted into the standard d.c. level at the output. The output voltage transients are very short and can be used for driving other circuit blocks, multivibrator circuits included.

Pulse repetition frequency range:
Ambient temperature range:
Weight:


## CIRCUIT DATA

## Drawing symbol

Terminal

$$
\begin{aligned}
& 1=Q=\text { output } \\
& 2=\text { internally connected } \\
& 3=\text { internally connected } \\
& 4=P=\text { supply }+6 \mathrm{~V} \\
& 5=W=\text { input } \\
& 6=\text { internally not connected } \\
& 7=E=\text { common supply } 0 \mathrm{~V} \\
& 8=\text { internally not connected } \\
& 9=\text { internally connected } \\
& 10=\mathrm{N}=\text { supply }-6 \mathrm{~V}
\end{aligned}
$$



## Power Supply

Terminal 4:

$$
\left.\begin{array}{rll}
\text { 14: } & & \left.V_{P}=+6 \mathrm{~V} \pm 10 \%, I_{P}=0.48 \mathrm{~mA}^{1}\right) \\
7: & V_{E}=0 \mathrm{~V} \text { common } \\
\text { 10: } & & \left.V_{N}=-6 \mathrm{~V} \pm 10 \%,-I_{N}=3.3-6.2 \mathrm{~mA}{ }^{1}\right)
\end{array}\right\} \begin{aligned}
& \text { Nominal } \\
& \text { value of the } \\
& \text { current }
\end{aligned}
$$

[^13]INPUT DATA
Input Signal Requirements ${ }^{2}$ )
A d.c. voltage level is applied to terminal W.
Transistor $\mathrm{T}_{3}$ condućting (output level "negative low")
Voltage
Current
limiting value

$$
\left.\begin{array}{rl}
-V_{W} & =\min . \\
-0.4 V_{N} \\
-I_{W} & =\min . \\
& \left.0.1 \mathrm{~mA}^{1}\right) \\
& =\max .
\end{array} \quad 10 \mathrm{~mA}^{1}\right)
$$

Transistor $\mathrm{T}_{3}$ non-conducting (output level "negative high")
Voltage $\quad-V_{W}=\max . \quad 1 V$
limiting value $\quad V_{W}=\max . \quad 10 \mathrm{~V}$
Current $\quad \mathrm{I}_{\mathrm{W}}=\min .0 .07 \mathrm{~mA}^{1}$ )
Hysteresis (difference between on and off tripping level)
Voltage $\quad \Delta V_{W}=\min . \quad 0.2 V$
Input Impedance
Equivalent to a capacitance of approx. 330 pF

## OUTPUT DATA

## Output Signal Characteristics ${ }^{2}$

Transistor $\mathrm{T}_{3}$ conducting (output level "negative low")
Voltage

$$
\begin{array}{ll}
-V_{Q}=\max . & 0.2 V \\
-I_{Q}=\max . & 1.2 \mathrm{~mA}
\end{array}
$$

Load current
Transistor $\mathrm{T}_{3}$ non-conducting (output level "negative high")
Voltage
$-V_{Q}=\min . \quad-0.7 V_{N}$
Load current $\quad \mathrm{I}_{\mathrm{Q}}=\max . \quad 0.6 \mathrm{~mA}{ }^{1}$ )

1) The sign is positive when the current flows towards the circuit.
${ }^{2}$ ) These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

## Output Impedance

Equivalent to a resistance of approx.
$R_{\mathbf{i}}=100 \Omega$ for positive-going output voltage
$R_{i}=2200 \Omega$ for negative-going output voltage

Switching and Delay Times (for orientation only)
A square wave input signal is assumed with an amplitude of $\min .-0.7 \mathrm{~V}_{\mathrm{N}}$.


Unit Unloaded

| Rise delay | ${ }^{{ }_{r d}}=\max \cdot 0.1 \mu \mathrm{~s}$ |
| :--- | :--- |
| Rise time | ${ }^{{ }^{r}} \mathrm{r}$ |$=\max \cdot 0.2 \mu \mathrm{~s}$.

## PULSE SHAPER

## Colour : green

This unit contains a Schmitt trigger followed by an inverter amplifier. An input signal of a magnitude exceeding the thresholds (tripping levels) of the unit, is re-shaped and inverted into the standard d.c. level at the output. The output voltage transients are short and suitable for driving other circuit blocks at their trigger inputs (A).

The terminals $\mathrm{A}, \mathrm{W}, \mathrm{X}_{1}$ and $\mathrm{X}_{2}$ are provided in order to be able to use the PS 2 for the following purposes:

- as a pulse shaper, driven by an external source
- as a relaxation oscillator
- as a crystal controlled oscillator
- as a pulse shaper, driven by circuit blocks of the 100 kHz or l-Series.

In the last application the number of inputs can be increased by connecting diodes type AAY $21 / \mathrm{OA} 85 / \mathrm{OA} 95$ to the externally interconnected terminals A and W. The maximum number of diodes is 10 .

Pulse repetition frequency range : 0 to 100 kHz
Ambient temperature range : -20 to $+60{ }^{\circ} \mathrm{C}$
Weight : approx. 20 g

drawing symbol

## CIRCUIT DATA

Terminal $1=A=$ to be interconnected with terminal 2 for internal driving purposes
$2=\mathrm{W}=$ input
$3=$ not connected
$4=\mathrm{X}_{1}=$ internally connected
$5=\mathrm{E}=$ common supply 0 V (interconnected with terminal 10)
$6=\mathrm{Q}=$ output
$7=\mathrm{X}_{2}=$ internally connected
$8=\mathrm{N}=$ supply -6 V
$9=\mathrm{P}=$ supply +6 V
$10=\mathrm{E}=$ common supply 0 V

Power supply


Terminal $\left.\begin{array}{l}8=\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%, \quad-\mathrm{I}_{\mathrm{N}}=3.2-7.5 \mathrm{~mA} \\ 9=\mathrm{V}_{\mathrm{P}}=+6 \mathrm{~V} \pm 5 \%, \quad \mathrm{I}_{\mathrm{P}}=0.19 \mathrm{~mA}\end{array}\right\} \begin{aligned} & \text { nominal value } \\ & \text { of the current }\end{aligned}$ $10=\mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common

## Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=+6.3 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Unit driven by a non-standard circuit (external souree)
Internal resistance $\left(\mathrm{R}_{\mathrm{i}}\right)$ of the driving
circuit

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{i}}=\max .12 \mathrm{k} \Omega\left(\mathrm{~T}_{\mathrm{am}} \mathrm{~b}=\min . \quad 0^{\circ} \mathrm{C}\right) \\
& \mathrm{R}_{\mathrm{i}}=\max .8 \mathrm{k} \Omega\left(\mathrm{~T}_{\mathrm{amb}}=\min \cdot-20^{\circ} \mathrm{C}\right)
\end{aligned}
$$

Input voltage to be applied to terminal W :
ON threshold (transistor $\mathrm{TR}_{3}$ conducting)

|  | operating |  | $\underline{\text { limiting value }}$ |
| :--- | :--- | :--- | :--- |
| Voltage | $-\mathrm{V}_{\mathrm{W}}=$ | $\min .-0.4 \mathrm{~V}$ | $=-7.5 \mathrm{~V}$ |
| Current | $-\mathrm{I}_{\mathrm{W}}=\max . \quad 0.1 \mathrm{~mA}$ |  | $=15 \mathrm{~mA}$ |

OFF threshold (transistor $\mathrm{TR}_{3}$ non-conducting)

|  | operating | limiting value |
| :---: | :---: | :---: |
| Voltage | $-\mathrm{V}_{\mathrm{W}}=\max .-0.17 \mathrm{~V}_{\mathrm{N}}$ | $=-10 \mathrm{~V}$ |
| Current | $\begin{aligned} \mathrm{I}_{\mathrm{W}}= & \max . \quad 0.05 \mathrm{~mA} \\ & \left(\text { at }-\mathrm{V}_{\mathrm{W}}=0.2 \mathrm{~V}\right) \end{aligned}$ |  |
|  | $\begin{aligned} = & \max . \quad 0.1 \mathrm{~mA} \\ & \left(\text { at } \mathrm{V}_{\mathrm{W}}=10 \mathrm{~V}\right) \end{aligned}$ |  |

Hysteresis (difference between ON and OFF tripping levels)


The hysteresis is affected by the internal resistance ( $\mathrm{R}_{\mathrm{i}}$ ) of the driving circuit (external source). The relation is given by the following formula:

$$
\begin{aligned}
\frac{\mathrm{T}_{\mathrm{amb}}=\min .0^{\circ} \mathrm{C}}{\min \cdot\left(0.07 \mathrm{~V}_{\mathrm{N}}-0.033 \mathrm{R}_{\mathrm{i}}\right)} & \Delta \mathrm{V}_{\mathrm{i}}=\frac{\mathrm{T}_{\mathrm{amb}}=\min \cdot-20^{\circ} \mathrm{C}}{\left.\min .0 .07 \mathrm{~V}_{\mathrm{N}}-0.05 \mathrm{R}_{\mathrm{i}}\right)} \\
\Delta \mathrm{V}_{\mathrm{i}}= & \Delta \mathrm{V}_{\mathrm{B}}=\frac{\Delta \mathrm{V}_{\mathrm{i}}}{1+0.071 \mathrm{R}_{\mathrm{i}}}
\end{aligned}
$$

$$
\text { ( } \mathrm{R}_{\mathrm{i}} \text { in } \mathrm{k} \Omega \text { and } \mathrm{V} \text { in volt) }
$$

## Unit driven by circuit blocks of the 1-Series



For this operation terminal $A$ has to be connected to terminal $W$ and the input voltage $\mathrm{V}_{\mathrm{G}}$ has to be applied via a diode, type AAY 21/OA 85/OA 95. The maximum number of parallel diodes is 10 .

Transistor TR3 conducting (output level "negative low")
Voltage

$$
\begin{aligned}
& =\max \cdot-\mathrm{V}_{\mathrm{N}} \\
-\mathrm{V}_{\mathrm{G}} & =\min \cdot-0.7 \mathrm{~V}_{\mathrm{N}}
\end{aligned}
$$

Transistor TR3 non-conducting (output level "negative high")
Voltage

$$
\begin{aligned}
-\mathrm{V}_{\mathrm{G}} & =\min . & =\max . & 0.2 \mathrm{~V} \\
& & \text { 臬 } & =\max .
\end{aligned}
$$

Required direct current
Required transient current averaged over $0.4 \mu \mathrm{~s}$
averaged over $0.7 \mu \mathrm{~s}$

$$
\begin{aligned}
\mathrm{I}_{\mathrm{GT}} & =\max . \quad 1.1 \mathrm{~mA} \\
& =\max \cdot 0.75 \mathrm{~mA}
\end{aligned}
$$

## OUTPUT DATA

Transistor TR3 conducting (output level "negative low")

Voltage

$$
\begin{aligned}
-\mathrm{V}_{\mathrm{Q}} & =\max . & 0.2 \mathrm{~V} \\
& =\min . & 0 \mathrm{~V} \\
-\mathrm{I}_{\mathrm{QD}} & =\max . & 20 \mathrm{~mA}
\end{aligned}
$$

Available direct current $\quad-\mathrm{I}_{\mathrm{QD}}=\max . \quad 20 \mathrm{~mA}$
Available transient current averaged over $0.4 \mu \mathrm{~s}$ averaged over $0.7 \mu \mathrm{~s}$

$$
-\mathrm{I}_{\mathrm{QT}}=\max . \quad 8 \mathrm{~mA}
$$

$$
=\max \cdot 13.7 \mathrm{~mA}
$$

Transistor TR 3 non-conducting (output level "negative high")

Voltage
Current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{Q}} & =\max \cdot \mathrm{V}_{\mathrm{N}} \\
\mathrm{I}_{\mathrm{QD}}= & \max \cdot 0.65 \mathrm{~mA} \\
& \left(\text { at } \mathrm{V}_{\mathrm{Q}}=0.7 \mathrm{~V}_{\mathrm{N}}\right)
\end{aligned}
$$

Switching and delay times (when unit is used in combination with 1-Series circuit blocks)

A square wave input signal is assumed with an ampii te of min. $-0.7 \mathrm{~V}_{\mathrm{N}}$


Unit fully loaded


## Note

- If for a particular application a capacitor is required between terminal W (2) and earth, use should be made of terminal 5 in order to avoid noise on the common earth point which could disturb the proper operation of the unit.


# POSITIVE RESET UNIT 

Colour: blue

This unit is intended for resetting purposes of flip-flops FF 1, FF 2, FF 3 and FF 4. When a "negative low" level is applied to the input terminal (W), the unit produces a positive reset signal at its output terminal (Q). The time, that the reset level will be present, is determined by the driving circuit.
In general a reset time of maximum $2 \mu$ s per flip-flop is required when a chain of flip-flops is to be reset.
Up to 15 flip-flops can be reset without external interconnections. By interconnecting the terminals A and P the maximum number of flip-flops that can be reset is 30 ; by interconnecting the terminals B and P maximum 40 flip-flops can be reset simultaneously.

To reset a flip-flop the output terminal $(Q)$ of the PR1 has to be connected to an input terminal (W) of a flip-flop via a diode OA 85 or OA 95 (anode to Q).

Ambient-temperature range
-20 to $+60^{\circ} \mathrm{C}$
Weight
approx. 20 g


Drawing symbol

## CIRCUIT DATA

Terminal $1=$ not connected
$2=\mathrm{W}=$ input
$3=\mathrm{A}=$ to be interconnected with terminal 4 for resetting maximum 30 flip-flops
$4=P=$ supply +6 V (internally connected to terminal 9)
$5=B=$ to be interconnected with terminal 4 for resetting maximum 40 flip-flops
$6=\mathrm{Q}=$ output
$7=$ not connected
$8=\mathrm{N}=$ supply -6 V
$9=P=$ supply +6 V
$10=\mathrm{E}=$ common supply 0 V


Circuit diagram
Power supply
Voltages
Terminal 8: $\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%$
$9: V_{P}=+6 \mathrm{~V} \pm 5 \%$
$10: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common
Currents (at nominal voltage)

|  | $\mathrm{IN}_{\mathrm{N}}$ |
| :--- | :--- |
| W-input at " 1 " level | -3.5 mA |
| W-input at "0" level | -7.5 mA |

IP
1.1 mA
see diagram on next page.


## Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=+6.3 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting yalues.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Input signal (W-terminal)
A "negative low" level applied to the input terminal (W) produces a positive reset signal at the output terminal ( Q ).

## Transistor TR2 conducting (reset condition)

Voltage
limiting value
Required direct current
Required transient current averaged over $0.7 \mu \mathrm{~s}$

Transistor TR2 non-conducting
Voltage

$$
\begin{array}{rlrl}
-\mathrm{V}_{\mathrm{W}} & =\min . & 0 \mathrm{max} . & 0.2 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{W}} & =\max . & 6.5 \mathrm{~V} \\
I_{\mathrm{WD}} & =\min . & 0.1 \mathrm{~mA}
\end{array}
$$

$$
I_{W T}=\min \cdot 0.08 \mathrm{~mA}
$$

$$
\begin{aligned}
-\mathrm{V}_{\mathrm{W}} & =\min . & 0.7 \mathrm{~V}_{\mathrm{N}} \\
& \max . & \mathrm{V}_{\mathrm{N}}
\end{aligned}
$$

## OUTPUT DATA

Transistor TR2 conducting (reset condition)

Voltage
Available direct current
A and P interconnected
$B$ and $P$ interconnected

## Transistor TR2 non-conducting

Voltage
$\mathrm{VQ}=\min .1 .0 \mathrm{~V}$
$\mathrm{I}_{\mathrm{QD}}=\min . \quad 15 \mathrm{~mA}$
$=\min . \quad 30 \mathrm{~mA}$
$=\min . \quad 40 \mathrm{~mA}$

## ONE-SHOT MULTIVIBRATOR

## Colour: green

The unit OS 1 contains a transistor monostable multivibrator circuit. The transistors are medium-speed switching types.

When a positive-going voltage step is applied to terminal $A_{2}$ the circuit generates a pulse on the Q-terminals. The length of the output pulse is determined by the value of the external capacitance C between the terminals 4 and 10 .

Pulse repetition frequency range: $\quad 0-100 \mathrm{kHz}$ Ambient temperature range:

Weight:
-20 to $+60^{\circ} \mathrm{C}$
approx. 20 g

## CIRCUIT DATA

Terminal

$$
\begin{aligned}
& 1=Q_{2}=\text { output } 2 \\
& 2=A_{2}=\text { a.c. input } 2 \\
& 3=W_{2} \\
& 4=W_{2} \\
& 5=N_{2}=\text { d.c. input } 2 \\
& 6=E=\text { common supply }-6 \mathrm{~V} \\
& 7=P=\text { supply }+6 \mathrm{~V} \\
& 8=N_{1}=\text { supply }-6 \mathrm{~V} \\
& 9=W_{1}=\text { d.c. input } 1 \\
& 10=Q_{1}=\text { output } 1
\end{aligned}
$$



## Power Supply

Terminal 6: $\quad V_{E}=0 V$
7: $\quad V_{P}=+6 \mathrm{~V} \pm 10 \%, I_{P}=0.15 \mathrm{~mA}{ }^{1}$ ) $)$ Nominal value
8: $\quad V_{N}=-6 \mathrm{~V} \pm 10 \%,-1{ }_{N}=6-7 \mathrm{~mA}^{1}$ ) $\}$ of the current

1) The sign is positive when the current flows towards the circuit.

INPUT DATA
Input Signal Requirements ${ }^{2}$ ${ }^{2}$ )

AC Input signal ( $A_{2}$ terminal)
A positive-going voltage step is applied to terminal $A_{2}$. This voltage step drives the transistor $T_{2}$ into the non-conducting state.

Voltage

Rise time

$$
\begin{array}{rlr}
\mathrm{V}_{\mathrm{AM}} & =\min . \quad-0.66 \mathrm{~V}_{\mathrm{N}} \\
& =\max . & \mathrm{V}_{\mathrm{N}}
\end{array}
$$

$\dagger_{r}=\max$.
$0.4 \mu \mathrm{~s}$
Length of
driving pulse $\quad \dagger \quad=\min . \quad 0.5 \mu \mathrm{~s}$


Input noise level =max. 1 V peak to peak
DC Input signal (W terminals)
The $W$ terminals are normally not used.
Input Impedance
Equivalent to a capacitance of approx. 500 pF ( $\mathrm{A}_{2}$ terminal)

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$
Transistor conducting (output level "negative low")
Voltage

$$
\begin{aligned}
{ }^{-V_{Q}}=\max . & 0.2 \mathrm{~V} \\
{ }^{-1} Q_{1}=\max . & \left.2.2 \mathrm{~mA}{ }^{1}\right) \\
{ }^{-1} Q_{2}=\max . & 0.5 \mathrm{~mA})
\end{aligned}
$$

Load current

Transistor non-conducting (output level "negative "high")
Voltage

$$
\begin{array}{rlrl}
{ }^{-V_{Q}} & =\min . & -0.7 V_{\mathrm{N}} \\
\mathrm{I}_{\mathrm{Q} 1} & =\max . & & \left.1.5 \mathrm{~mA}{ }^{1}\right) \\
{ }_{Q} & =\max . & \left.0.7 \mathrm{~mA}^{1}\right)
\end{array}
$$

Load current
${ }^{1}$ ) The sign is positive when the current flows towards the circuit
2) These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $V_{P}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

Load currents of equal sign, up to the values given as maxima, can be drawn from the two output terminals simultaneously. In the case of simultaneous load currents of opposite sign, the maximum load currents given are not guaranteed.

## Maximum Capacitive Load ( 2000 pF )

When the maximum capacitive and resistive loads are applied in parallel, the given maximum pulse repetition frequency is not guaranteed.

## Output Impedance

Equivalent to a resistance of approx.

$$
\begin{aligned}
& R_{i}=50 \Omega \text { for positive-going output voltage } \\
& R_{i}=1000 \Omega \text { for negative-going output voltage }
\end{aligned}
$$

Switching and Delay Times (for orientation only)
A square wave input signal ( $A_{2}$ terminal) is assumed with an amplitude of min . $-0.7 \mathrm{~V}_{\mathrm{N}}$.


## Unit Unloaded

Output $1\left(Q_{1}\right.$ terminal)
Rise delay
${ }^{\dagger}{ }_{r d}=\max .0 .8 \mu \mathrm{~s}$
Rise time $\quad \dagger_{r}=\max .0 .3 \mu \mathrm{~s}$
Fall time $\quad \dagger_{\mathrm{f}} \quad \begin{array}{r}\text { dependent on the external capacitance between the } \\ \text { terminals } 4 \text { and } 10\end{array}$

Output $2\left(Q_{2}\right.$ terminal)
$\begin{array}{lll}\text { Fall delay } & { }_{\mathrm{f} d}=\max \cdot 0.2 \mu \mathrm{~s} \\ \text { Fall time } & { }_{\mathrm{f}} \quad=\max \cdot 1.8 \mu \mathrm{~s} \\ \text { Rise time } & { }_{\mathrm{f}} \quad=\max . \quad 1 \mu \mathrm{~s} \quad \text { (without external capacitance) }\end{array}$
Length of the output pulse
When the unit is un loaded, and without external capacitance $t=1.5-4.0 \mu \mathrm{~s}$


In this diagram, the pulse length t has been plotted as a function of the external capacitance $C$ between the terminals 4 and 10 , at an ambient temperature of $25^{\circ} \mathrm{C}$ and at supply voltages $\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{p}}=+6 \mathrm{~V}$.

Note 1 In case an electrolytic capacitor is used for $C$, care should be taken that its + terminal is connected to terminal 4. The use of electrolytic capacitors should be avoided when close-tolerance pulse lengths are required.
According as the $C$ value is higher, the sensitivity to disturbing signals (mainly on the supply line -6 V ) increases. In this case a large external blocking capacitor may be required between the -6 V supply and 0 V common, to be mounted close to the unit.
Note 2 The length of the output pulse is affected by capacitively loading the $Q_{2}$ terminal. In general, it will be within 0 to $25 \%$ of the values given above.
Stability of Pulse Length
An increase in supply voltage $V_{N}$ of $5 \%$ reduces the pulse length by less than $1 \%$. Any variation of the supply voltage $V_{p}$ has practically no influence.
An increase in ambient temperature of $1^{\circ} \mathrm{C}$ reduces the pulse length by less than $0.5 \%$.

## ONE-SHOT MULTIVIBRATOR

Colour: green

The unit OS2 contains.a monostable multivibrator circuit equipped with mediumspeed switching type transistors.

When a positive-going voltage step is applied to terminal $A$, the circuit generates a pulse at the $Q$-terminals.
The duration of the output pulse is determined by the value of:
(a) the external capacitance parallel to $\mathrm{C}_{\boldsymbol{p}}$ between the terminals K and L (for pulses longer than the intrinsic value);
(b) the external resistance between the terminals $Q_{1}$ and $W$ (for pulses shorter than the intrinsic value).

Frequency range
Permissible ambient temperature
Weight


Drawing symbol

## CIRCUIT DATA



## Terminals

$$
\begin{array}{ll}
1=Q_{1}=\text { output } 1 & 6=L=\text { for external capacitor } \\
2=Q_{2}=\text { output } 2 & 7=A=\text { trigger input } \\
3=W=\text { d.c. input } & 8=N=\text { supply }(-6 \mathrm{~V}) \\
4=K=\text { for external capacitor } & 9=P=\text { supply }(+6 \mathrm{~V}) \\
5=\text { not connected } & 10=E=\text { common of supply }(0 \mathrm{~V})
\end{array}
$$

## Power supply

$$
\begin{array}{lll}
8: V_{N}=-6 V \pm 5 \%, & { }^{-1} N=8.8 \mathrm{~mA} \\
9: V_{P}=+6 V \pm 5 \%, & I_{P}=0.4 \mathrm{~mA} \quad \text { nominal value } \\
10: V_{E}=0 V \text { common } &
\end{array}
$$

- The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=6.3 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT REQUIREMENTS

Trigger input signal (A terminal)
A positive-going voltage pulse is applied to terminal A. The leading edge of this voltage pulse drives by means of the transistor $T_{1}$ the transistor $T_{2}$ into the conducting, and the transistor $\mathrm{T}_{3}$ into the non-conducting state.


Voltage levels

$$
\begin{array}{rlrl}
V_{A M} & =\min . & -0.7 \quad V_{N} \\
& =\max . & & -V_{N} \\
-V_{0} & =\min . & 0 & V \\
& =\max . & 0.2 \mathrm{~V}
\end{array}
$$

## Required current during the transient

averaged over: $\begin{aligned} & 0.4 \mu \mathrm{~s} \\ & 0.7 \mu \mathrm{~s}\end{aligned}$
$0.7 \mu \mathrm{~s}$
Required direct current 1)
Rise time
without external capacitor
with a capacitor of min .200 pF between terminals K and L

Duration of driving pulse
Recovery time
when the duration of the output pulse ( $\dagger_{0}$ ) exceeds $7.5 \mu \mathrm{~s}$

Input noise level
.

$$
\begin{array}{rlrl}
{ }^{\mathrm{I}} \mathrm{AT} & =\min . & & 2.4 \\
& =\min . & & 1.4 \\
\mathrm{~mA} \\
& & \\
{ }^{\mathrm{A}} \mathrm{AD} & =\min . & & 1.3
\end{array} \mathrm{~mA}
$$

$$
\dagger_{r}=\max . \quad 0.4 \mu \mathrm{~s}
$$

$$
\dagger_{r}=\max . \quad 0.7 \mu \mathrm{~s}
$$

$$
\dagger_{1}=\min . \quad 1 \quad \mu \mathrm{~s}
$$

$$
\left.t_{2}=\min .6 \quad \mu s^{2}\right)
$$

$$
\left.t_{2}=\min . \quad 0.8 \quad t_{0}^{2}\right)
$$

$$
V_{n}=\max . \quad 1 \quad V \text { peak to peak }
$$

## OUTPUT DATA

Voltages and currents
Transistor conducting
Voltage
Available direct current

| Output $Q_{1}$ |  | Output $Q_{2}$ |
| :---: | :---: | :---: |
| $-V_{Q}=\max$. | 0.2 V | max. $\quad 0.2 \mathrm{~V}$ |
| ${ }^{-1} \mathrm{I}_{\mathrm{QD}}=$ max. | 18 mA | max. $\quad 6 \mathrm{~mA}$ |

Available current during the transient
averaged over: $0.4 \mu \mathrm{~s} \quad{ }^{-1} \mathrm{QT}=\max . \quad 19 \mathrm{~mA} \quad \max . \quad 15 \mathrm{~mA}$

$$
0.7 \mu \mathrm{~s}
$$

$=\max . \quad 25 \mathrm{~mA} \max . \quad 21 \mathrm{~mA}$

Transistor non-conducting
Voltage
Available direct current

## Output $_{1}$

$-\mathrm{V}_{Q}=\min .-0.7 \mathrm{~V}_{\mathrm{N}} \quad \min .-0.7 \mathrm{~V}_{\mathrm{N}}$
${ }^{I_{Q D}}=\max . \quad 0.7 \mathrm{~mA} \quad \max .0 .25 \mathrm{~mA}$

1) This is the current flowing to the input of the OS2 during the input pulse after decay of the outpur pulse, if the duration of the input pulse is longer.
2) 

The recovery time $t_{2}$ is starting at the trailing edge of $V_{A}$ when $t_{1}>t_{0}$ and at the trailing edge of $V_{Q 2}$ when $\dagger_{0}>\dagger_{1}$

Switching and delay times
These data refer to an input signal as specified under "Input Data".


Unit unloaded

## Output $_{1}$

Rise delay
Rise time
Fall delay
Fall time

$$
\begin{aligned}
& { }^{\dagger}{ }_{\text {rd }}= \\
& \dagger_{r}=\max . \quad 0.2 \mu \mathrm{~s} \\
& { }_{\mathrm{fd}}={ }_{\mathrm{r}}{ }_{\mathrm{rA}}+\max .0 .5 \mu \mathrm{~s} \\
& \dagger_{f}=\max . \\
& 0.4 \mu \mathrm{~s}
\end{aligned}
$$

## Output $Q_{2}$

$\max$.
${ }^{\mathrm{r} A}+\mathrm{max} .0 .4 \mu \mathrm{~s}$
$\max . \quad 0.2 \mu \mathrm{~s}$
$3 \mu s$

Duration of the output pulse

## Unit unloaded

Intrinsic value
With resistor of $12 \mathrm{k} \Omega{ }^{1}$ )
between terminals $Q_{1}$ and $W \quad t_{0}=\max .2 \mu \mathrm{~s}$
With a capacitor between terminals $K$ and $L$, at an ambient temperature of $25^{\circ} \mathrm{C}$ and supply voltages $\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V}$ and $V_{p}=+6 \mathrm{~V}$, see figure given below.
For larger capacitances $\log t$ is proportionate to $\log C$.
${ }^{1}$ ) minimum permissible value


Stability of pulse duration
A variation of the supply voltage $\mathrm{V}_{\mathrm{N}}$ of $5 \%$ varies the pulse duration by less than $1 \%$ in the same direction.

The influence of a variation of the supply voltage $V_{p}$ of $5 \%$ is negligible. An increase in ambient temperature by $1{ }^{\circ} \mathrm{C}$ gives a reduction of the pulse duration of less than $0.5 \%$ and vice versa.

Note. In case an electrolytic capacitor is used for $C_{\text {ext }}$ care should be taken that its + terminal is connected to terminal 6 .

## PULSE DRIVER

## Colour: green

The unit PDI contains a monostable multivibrator with a built-in trigger gate. It is mainly intended as a clock source, delivering trigger pulses for a great number of flip-flops FF1, FF2, FF3, and FF4 or as a counter driver. The trigger gate can be controlled by a d.c. voltage level applied to terminal $G$. The number of condition inputs can be extended with the aid of external diodes OA85/OA95 at the extension input E.G.
When a positive-going voltage step is applied to terminal $A$, the unit generates a pulse at the output ( $Q$ )-terminal, provided the gate is open.
The duration of the output pulse can be increased by means of an external capacitor between the terminals $K$ and $L$ (for pulses longer than the intrinsic value, e.g. necessary when driving a FF4 or 2PL2).
For mounting in the chassis 432202638240 a printed-wiring board PDA 1, catalogue number 432202634710 , is available. On this standard printedwiring board up to four PD l's can be mounted (see section "ACCESSORIES FOR CIRCUIT BLOCKS 100 kHz SERIES").

Frequency range
Permissible ambient temperature
Weight
: see INPUT DATA
: -20 to $+60^{\circ} \mathrm{C}$
: approx. 20 g


Drawing symbol


## CIRCUIT DATA

| Terminal | $1=\mathrm{A}$ | = trigger input | 6=L = for external capacitor |
| :---: | :---: | :---: | :---: |
|  | $2=G$ | = gate input | $7=\mathrm{Q}=$ output |
|  | $3=K$ | = for external capacitor | $8=\mathrm{N}=$ supply -6 V |
|  | $4=W$ | = d.c. input | $9=\mathrm{P}=$ supply +6 V |
|  | $5=\mathrm{EC}$ | = extension gate input | $10=\mathrm{E}=$ common supply 0 V |

Power supply

$$
\text { Terminal 8: } \begin{aligned}
V_{N} & =-6 V \pm 5 \%,-I_{N}
\end{aligned}=26 \mathrm{~mA}\left(T_{1} \text { conducting }\right) ~ \begin{aligned}
& =51 \mathrm{~mA}\left(T_{2} \text { conducting }\right) \\
\text { 9: } V_{P} & =+6 \mathrm{~V}+5 \%, \quad I_{P}
\end{aligned}=0.4 \mathrm{~mA} .
$$

Notes - The data given apply to the most adverse supply voltages for a combination of units, namely $V_{N}=-5.7 \mathrm{~V}$ and $V_{P}=6.3 \mathrm{~V}$.

- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Input Signal Requirements
Trigger Input Signal (A terminal)
A positive-going voltage step is applied to input terminal $A$. This voltage step generates a pulse at the output $Q$ if the gate has been opened by an appropriate gate input signal on terminal $G$.


Voltage

$$
\begin{aligned}
\mathrm{V}_{\mathrm{AM}} & =\min . & -0.7 \mathrm{~V}_{\mathrm{N}} \\
& =\max . & - \\
-\mathrm{V}_{\mathrm{N}} & =\min . & 0 \mathrm{~V} \\
& =\max . & 0.2 \mathrm{~V}
\end{aligned}
$$

Required direct current
Required average current during the transient

Rise time
Pulse duration
Recovery time

$$
\begin{aligned}
\mathrm{I}_{\mathrm{AD}}= & \min . \quad 1.7 \mathrm{~mA} \\
\mathrm{I}_{\mathrm{AT}}= & \min . \quad 1.5 \mathrm{~mA} \\
& \text { (practically independent of rise time) } \\
\dagger_{\mathrm{r}}= & \max . \quad 0.7 \mu \mathrm{~s} \\
{ }^{\dagger} 1 & \min . \quad 1 \quad \mu \mathrm{~s} \\
{ }_{1}{ }_{2}= & \min . \quad 6 \quad \mu \mathrm{~s} \\
& \text { (without external capacitor) } \\
= & \min .11 \quad \mu \mathrm{~s} \\
& \left(\text { with } \mathrm{C}_{\mathrm{EXT}}=1000 \mathrm{pF}\right. \text { between } \\
& \text { terminals } \mathrm{K} \text { and } \mathrm{L} \text { ) }
\end{aligned}
$$

Type of diodes and maximum number to be connected in parallel at terminal K : $6 \times$ OA85/OA95.

Input Impedance:
Equivalent to a capacitance of 500 pF .

## Gate Input Signals (G-terminals)

A d.c. voltage level is applied to terminal $G$. A "negative low" voltage opens the gate.

Voltage
Gate open
$-V_{G}=\min .0 \quad V \quad \min .-0.7 \mathrm{VN}$ $\max .0 .2 \vee \max -\quad V_{N}$
Required gate current caused by negative transient of $V_{A}$
Required average current during the positive transient of $V_{G}$

## Gate Setting Times:

When the gate changes
at random:

| Without externalto open gate <br> capacitor |
| :--- |
| gs |
| With an external <br> capacitor of 1000 pF <br> between K and L |$\quad=\min .24 \mu_{\mathrm{s}}$

When the gate level changes within $1 \mu \mathrm{~s}$ after the positive going edge of the trigger signal:
to open gate
The?
to close gate

| Without external <br> capacitor |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| gs | $=\min .6$ | $\mu \mathrm{~s}$ | 0 |
| With external <br> capacitor of 1000 pF <br> between K and L | $=\min .11$ | $\mu \mathrm{~s}$ | 0 |

Notes

- The gate setting time is the time the gate (G)-signal shall be present in advance to open the gate for the trigger (A) -signal.
- The absolute maximum value of the external capacitor is 1000 pF .
- Type of diodes and maximum number to be connected in parallel at terminal EG: $6 \times$ OA85/OA95.

W-terminal (base connection transistor $\mathrm{T}_{1}$ ):
Transistor TL non-conducting:
Voltage
limiting value
$\begin{array}{ll}\mathrm{V}_{\mathrm{W}}=\min . & 0.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{W}}=\max . & 2.5 \mathrm{~V}\end{array}$
These voltages may be applied for max.
$5 \mu$ s and a max. freq. of 100 kHz
Transistor TL conducting:
Current (limiting value)

$$
\begin{aligned}
& { }^{-1}{ }_{W}=\max .2 \mathrm{~mA} \\
& \left(a t-V_{W}=\max .0 .5 \mathrm{~V}\right)
\end{aligned}
$$

Up to max. 6 output- $Q$ terminals of pulse logic units 2. PL2 may be connected to the $W$-input terminal of the PD 1 each via a resistor of $560 \Omega \pm 5 \%$.

## OUTPUT DATA

Voltages and Currents
Transistor conducting:
Voltage
Available direct current

$$
\begin{aligned}
& -V_{Q}=\max . \quad 0.2 \mathrm{~V} \\
& { }^{-I} Q D=\max .65 \mathrm{~mA}
\end{aligned}
$$

Available current during the transient: averaged over $0.7 \mu \mathrm{~s}$

$$
{ }^{-1} Q T=\max \cdot 90 \quad \mathrm{~mA}
$$

## Transistor non-conducting :

Voltage

Switching and Delay Times:
These data are for orientation only and refer to an input signal as specified under INPUT DATA.
${ }^{\dagger}{ }_{\mathrm{rd}}={ }_{\mathrm{rAA}}+0.2 \mu \mathrm{~s}$
(fully loaded)

Unit max. loaded with:

$$
\begin{aligned}
& 20 \times \text { FF } 1 \text { or FF2 } \\
& 5 \times \text { FF3 } \\
& 20 \times \text { FF3 } \\
& 20 \times \text { FF4 (at } 70 \mathrm{kHz})
\end{aligned}
$$

$$
\begin{aligned}
-V_{Q} & =\min .-0.7 V_{N} \\
& =\max .-0.84 V_{N}
\end{aligned}
$$


ext. capacitor between
ferminals $K$ and L:
$\max .1 .5 \mu \mathrm{~s}$
$\min$. $1.2 \mu \mathrm{~s}$
$\max .2 \mu \mathrm{~s}$
$\max .4 \mu \mathrm{~s}$
none
none
none
$C_{\text {ext }}=1000 \mathrm{pF} \pm 5 \%$
(absolute max. value of $C_{\text {ext }}$ ).

The recovery time $t_{2}$ is starting at the trailing edge of $V_{A}$ when $t_{1}>t_{0}$ and at the trailing edge of $V_{Q}$ when ${ }_{0}>{ }_{\dagger}{ }_{1}\left({ }_{1}=\right.$ duration of input pulse $\left.V_{A}\right)$.

The typical output pulse duration of an unloaded pulse driver PD 1, triggered via a PL 2 unit (at 70 kHz ): $\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{o}}=3.2 \mu \mathrm{~s}$.

## POWER AMPLIFIER

The PAI consists of an $n-p-n / p-n-p$ transistor amplifier circuit, designed to be used as a power amplifier in the range of circuit blocks. The amplifier is non-inverting, and can be driven directly by the circuit blocks FF1,FF2,FF3, FF 4, GI 1, IA 1, IA 2 and OS 2 The output loadability is 600 mA at 60 V (abs. max. values). The built-in diode across the output terminals protects the output transistor against voltage transients which occur when the unit is driving an inductive load.
The circuit is mounted on an epoxy-paper printed-wiring board, the output transistor is provided with an aluminium heat sink.

Frequency range : $0-100 \mathrm{~Hz}$
Ambient temperature range: -20 to $+60^{\circ} \mathrm{C}$
Weight
: approx. 60 g

## CIRCUIT DATA

Terminal: $1=\mathrm{E}=$ common supply 0 V

$$
\left.\begin{array}{l}
2=P=\text { supply }+6 \mathrm{~V} \\
3=\mathrm{N} 1=\text { supply }-6 \mathrm{~V} \\
4=\mathrm{N} 2 \\
5=\mathrm{N} 2
\end{array}\right\} \text { supply abs. max. } 60 \mathrm{~V}
$$

Power Supply


Terminal: 1: $\mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common

$$
\begin{aligned}
& \text { 2: } V_{P}=6 \mathrm{~V} \pm 10 \%, I_{P}=\max .20 \mathrm{~mA} \text { 1) 2) } \\
& \text { 3: } \mathrm{V}_{\mathrm{N} 1}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{I}_{\mathrm{N} 1}=\max .70 \mathrm{~mA}\left(\mathrm{~T}_{2} \text { non-conducting }\right) \\
& \left.{ }^{4}\right) \mathrm{V} \quad=\max 60 \mathrm{max} .110 \mathrm{~mA}\left(\mathrm{~T}_{2} \text { conducting }\right) \\
& 5_{5}{ }^{-} \mathrm{V}_{\mathrm{N} 2}=\max .60 \mathrm{~V}, \quad-\mathrm{I}_{\mathrm{N} 2}=\max .600 \mathrm{~mA}^{2} \text { 1) 2) }
\end{aligned}
$$

1) The sign is positive when the current flows towards the unit.
2) When $-V_{N 2}$ is applied to the unit, care must be taken that $V_{P}$ is present as well, otherwise transistor T2 may be damaged.

## MECHANICAL CONSTRUCTION



The dimensions (approx. $71 \mathrm{~mm} \times 50 \mathrm{~mm} \times 27 \mathrm{~mm}$ ) and terminal location can be seen from the figure given above. Since the aluminium heat sink is insulated from the circuit, no special measures need be taken as regards mounting of the unit.

In the mounting chassis 432202638240 the PA 1 is to be mounted directly on a printed-wiring board. On such a standard printed-wiring board PAA 1 up to four PA l's can be mounted, the next position in the chassis being left empty.
To ensure proper cooling of the unit, the PA 1 has to be mounted in such a way that a free flow of air through it is guaranteed.

## INPUT DATA

## Input Signal Requirements 2)

A d.c. voltage level is applied to terminal $W$.
Output-transistor conducting
Voltage $\quad-\mathrm{V}_{\mathrm{w}}=\begin{aligned} & \max . \\ & \min . \\ & 0\end{aligned} 0.2 \mathrm{~V}$
Current $\left.\quad \mathrm{I}_{\mathrm{w}}=\min .2 .5 \mathrm{~mA} 1\right)$
Output-transistor non-conducting
$\begin{aligned} \text { Voltage } & -\mathrm{V}_{\mathrm{w}} & =\min .4 .25 \mathrm{~V} \\ \text { Limiting value } & & =\max .13 .2 \mathrm{~V}\end{aligned}$
Current $\left.\quad-I_{w}=\min .0 .1 \mathrm{~mA} \quad 1\right)$

## OUTPUT DATA

## Output Signal Characteristics 2)

Output transistor conducting

| Voltage | $-V_{Q}=\max \cdot 0.75 \mathrm{~V}$ |
| :--- | :--- |
| Load current | $-\mathrm{I}_{\mathrm{Q}}=\max .600 \mathrm{~mA} \mathrm{1)}$ |

Output transistor non-conducting
Voltage $\quad-V_{Q}=\max .60 \mathrm{~V}$ (dependent on the value of $\mathrm{V}_{\mathrm{N} 2}$ which is abs. max. 60 V.$\left.\right)$
Leakage current $\quad-1, Q=\max .14 .5 \mathrm{~mA} 1$ ).


1) The sign is positive when the current flows towards the unit.
2) These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{p}}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

## Switching and Delay Times (for orientation only)

A square wave input signal is applied with an amplitude of 4.25 V , a rise time of max. $2.2 \mu \mathrm{~s}$ and a fall time of max. $2.5 \mu \mathrm{~s}$

Unit loaded with a resistor of $100 \Omega$

| Rise delay |  | max. | $15 \mu$ |
| :---: | :---: | :---: | :---: |
| Rise time |  | $=\max .$ | $20 \mu \mathrm{~s}$ |
| fall delay | ${ }_{\text {f }}{ }_{\text {d }}$ | $=\max$. | $70 \mu \mathrm{~s}$ |
| fall time |  | max. | $60 \mu \mathrm{~s}$ |

Unit loaded with an inductive load
The unit is provided with a built-in diode to protect the output transistor against voltage transients which occur when an inductive load is switched. This protection is realised at the expense of a very long fall delay time of the current in this load. At supply voltages below 60 V , however, a wire jumper in series with this diode can be interchanged with a resistor to decrease this delay time. The maximum permissible value of this resistor is given in the figure below, with the current flowing through the load at the moment of switching-off as parameter.


## DECADE COUNTER

The unit DC1 consists of four flip-flops type FF1 mounted on a printed wiring board, the flip-flops are connected as a counter.
The counter is provided with pulse feed-back to achieve that six of the sixteen possible positions are skipped. The flip-flops can be reset by means of a common positive signal.
The reset diodes $D_{1}, D_{2}, D_{3}, D_{4}$ and the feed-back network $D_{5}, D_{6}, R_{1}$ and $\mathrm{C}_{1}$ are mounted on the printed wiring board.
The printed wiring board 432202633620 is provided with plated-through holes, double sided printed wiring and double sided gold-plated contacts.
The mating connector type 242202051491 is normally not supplied with the counter.

Pulse repetition frequency range
Ambient temperature range
Weight
: $0-100 \mathrm{kHz}$
: -20 to $+60^{\circ} \mathrm{C}$
: approx. 100 g

## CIRCUIT DATA



Terminal:

| 1 | $=Q_{2 B}=$ output 2 flip-flop $B$ | $12=A$ | $=$ a.c. input |
| ---: | :--- | ---: | :--- |
| 2 | $=Q_{2 C}=$ output 2 flip-flop $C$ | $14=P_{2}$ | $=$ supply $+6 \mathrm{~V}(2)$ |
| 4 | $=Q_{2 D}=$ output 2 flip-flop $D$ | $15=E$ | $=$ common supply 0 V |
| 7 | $=Q_{1 D}=$ output 1 flip-flop $D$ | $16=\mathrm{V}$ | $=$ reset input |
| 8 | $=Q_{1 B}=$ output 1 flip-flop $B$ | $17=P_{1}=$ supply $+6 \mathrm{~V}(1)$ |  |
| $10=Q_{1 C}=$ output 1 flip-flop $C$ | $18=\mathrm{N}=$ supply -6 V |  |  |
| $11=Q_{2 A}=$ output 2 flip-flop $A$ | $20=Q_{1 A}=$ output 1 flip-flop $A$ |  |  |

## Power Supply

Terminal 14:

$$
\begin{array}{ll}
\text { 14: } & \left.V_{P 2}=+6 \mathrm{~V} \pm 10 \%,{ }^{\prime}{ }_{P 2}=0.6 \mathrm{~mA}{ }^{1}\right) \\
\text { 15: } & V_{E}=0 \mathrm{~V} \text { common } \\
\text { 17: } & \left.V_{P 1}=+6 \mathrm{~V} \pm 10 \%,\left.\right|_{P 1}=0.6 \mathrm{~mA}{ }^{1}\right) \\
\text { 18: } & \left.V_{N}=-6 \mathrm{~V} \pm 10 \%,-{ }^{-1}{ }_{N}=28 \mathrm{~mA}{ }^{1}\right)
\end{array}
$$

DIMENSIONS AND TERMINAL LOCATION

${ }^{1}$ The sign is positive when the current flows towards the circuit

## INPUT DATA

Input Signal Requirements ${ }^{2}$ )
AC Input Signal (A terminal)
A positive-going voltage step is applied to terminal A. This voltage step advances the counter one position.


Voltage

$$
\begin{aligned}
\mathrm{V}_{\mathrm{AM}} & =\min . & -0.66 \mathrm{~V}_{\mathrm{N}} \\
& =\max . & -\mathrm{V}_{\mathrm{N}}
\end{aligned}
$$

Rise time

$$
t_{r}=\max . \quad 0.4 \mu \mathrm{~s}
$$

Length of driving
pulse

$$
\dagger \quad=\min . \quad 0.5 \mu \mathrm{~s}
$$

Input noise level =max. 1 V peak to peak

## Reset Input Signal_(V terminal)

For resetting the counter a positived.c. voltage is applied to terminal $V$. This signal causes all $Q_{1}$ terminals to reach "negative high" and all $Q_{2}$ terminals to reach "negative low" level.

Input level during reset
Voltage

$$
V_{V}=\min . \quad 1 V
$$

limiting value $=\max .10 \mathrm{~V}$
Current $I_{V}=\min$. $4 \mathrm{~mA}^{1}$ )

$$
\left.\left(I_{V}=\text { approx. } 4.4 \mathrm{~mA}{ }^{1}\right) \text { at } V_{V}=6 \mathrm{~V}\right)
$$

1) The sign is positive when the current flows towards the circuit
${ }^{2}$ ) These data apply to the most adverse working condition for a combiriation of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $V_{P}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures represent absolute maximum values.

Input level during counting
During counting terminal V should be left floating or be returned to a voltage level:

Voltage

$$
\begin{aligned}
-V_{V} & =\min . & & 0.4 \mathrm{~V} \\
& =\max . & & 30 \mathrm{~V}
\end{aligned}
$$

limiting value
Input Impedance
Equivalent to a capacitance of approx. 500 pF (A terminal)

## OUTPUT DATA

These data apply to each individual flip-flop stage.
Output Signal Characteristics ${ }^{2}$ )
Transistor conducting (output level "negative low")
Voltage

$$
-V_{Q}=\max \cdot \quad 0.2 \mathrm{~V}
$$

Load current $\quad{ }^{-1} Q=\max .2 .5 \mathrm{~mA}^{1}$ )
Transistor non-conducting (output level "negative high")
Voltage

$$
-V_{Q}=\min .-0.7 V_{N}
$$

Load current

$$
\left.I_{Q}=\max \cdot \quad 0.7 m A^{1}\right)
$$

Load currents of equal sign, up to the values given as maxima, can be drawn from two corresponding output terminals simultaneously. In the case of simultaneous load currents of opposite sign, the maximum load currents givenare not guaranteed.

## Maximum Capacitive Load

1. If loaded during positive as well as negative-going pulses (e.g. FF1, FF2, OS1):

$$
\begin{aligned}
& 500 \mathrm{pF} \text { for terminals } Q_{1 D} \text { and } Q_{2 D} \text { together } \\
& 1500 \mathrm{pF} \text { for terminals } Q_{1 A} \text { and } Q_{2 A} \text { together, } \\
& \qquad \begin{array}{r}
Q_{1 B} \text { and } Q_{2 B} \text { together, } \\
Q_{1 C} \text { and } Q_{2 C} \text { together }
\end{array}
\end{aligned}
$$

See note 1 on previous page
${ }^{2}$ ) See note 2 on previous page
2. If loaded only during positive-going pulses
(e.g. FF3, FF4, OS2):

> 500 pF for terminal $Q_{1 D}$
> 1500 pF for each terminal $Q_{2 A^{\prime}}, Q_{2 B^{\prime}}, Q_{2 C}$ 2000 pF for each terminal $Q_{1 A^{\prime}}, Q_{1 B^{\prime}} Q_{1 C^{\prime}}, Q_{2 D}$

When the maximum capacitive and resistive loads are applied in parallel, the given maximum pulse repetition frequency is not guaranteed.

Output levels during counting


The output levels at the $Q_{2}$ terminals can be taken from the above figure. Note that when a $Q_{2}$ output is at "negative low" level the corresponding $Q_{1}$ terminal is at "negative high" level and vice-versa.

## DUAL DECADE COUNTER

The unit 2.DCA 2 contains two identical decade counter units, mounted on a printed wiring board. Each counter consists of four flip-flops FF3, connected to operate in the 1-2-4-8 code. To achieve this operation, it is provided with a gate-diode with the result that six of the sixteen possible positions are skipped. The flip-flops can be reset by means of a common positive signal.
The reset diodes $D_{1}$ up to $D_{8}$ inclusive and the gate-diodes $D_{9}$ and $D_{10}$ are mounted on the printed wiring board as well.
The printed wiring board is provided with plated-through holes.and single-sided gold-plated contacts.
With the mating connector, 2422020 52592, not supplied with the dual decade counter, the printed wiring board of standard dimensions ( $121.8 \mathrm{~mm} x$ $\times 180.3 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis, catalog number 432202638240.
The fixation of the circuit blocks FF3 to the p.w. board is secured by means of locking tags, catalog number 432202633690.

Pulse repetition frequency range: $0-100 \mathrm{kHz}$
Ambient temperature range: -20 to $+60^{\circ} \mathrm{C}$
Weight: approx. 210 g


Terminal
$1=V_{1}=$ reset input counter $1 \quad 13=Q_{1 G}=$ output 1 flip-flop $G$
$2=A_{1}=a . c$. input counter $1 \quad 14=Q_{1 H}=$ output i flip-fiop $H$
$3=Q_{2 A}=$ output 2 flip-flop $A \quad 15=Q_{2 H}=$ output 2 flip-flop $H$
$4=Q_{2 B}=$ output 2 flip-flop $B \quad 16=Q_{2 G}=$ output 2 flip-flop $G$
$5=Q_{2 C}=$ output 2 flip-flop $C \quad 17=Q_{2 F}=$ output 2 fiip-flop $F$
$6=Q_{2 D}=$ output 2 flip-flop $D \quad 18=Q_{2 E}=$ output 2 flip-flop $E$
$7=Q_{1 D}=$ output 1 flip-flop $D \quad 19=A_{2}=$ a.c. input counter 2
$8=Q_{1 C}=$ output 1 flip-flop $C \quad 20=V_{2} \quad$ reset input counter 2
$9=Q_{1 B}=$ output 1 flip-flop $B \quad 21=N \quad$ = common negative supply
$10=Q_{1 A}=$ output 1 flip-flop $A \quad 22=P \quad$ common positive supply ${ }^{-6 \mathrm{~V}}$
í1= $Q_{1 E}=$ output 1 flip-flop $\mathrm{E} \quad 23=\mathrm{E} \quad=$ common supply $0 \mathrm{~V} \quad{ }^{+6 \mathrm{~V}}$
$12=Q_{1 F}=$ output 1 flip-flop $F$

## Power Supply

Terminal 21: $\quad V_{N}=-6 \mathrm{~V} \pm 5 \%,-1 \mathrm{~N}=70 \mathrm{~mA}$
22: $\quad V_{P}=+6 \mathrm{~V} \pm 5 \%, I_{P}=4.8 \mathrm{~mA}$
Nominal value of the

23: $\quad V_{E}=0 V$

- When a current is flowing towards the unit, the positive sign is used
- The data given apply to the most adverse supply voltages for a combination of units, namely

$$
V_{N}=-5.7 V \text { and } V_{P}=+6.3 V
$$

- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.

Dimensions and Terminal Location


## INPUT DATA

## Input Signal Requirements

Trigger Input Signal ( $A_{1}$ and/or $A_{2}$ terminals)
A positive-going voltage step is applied to terminal $A$. This voltage step advances the counter one position.



## Reset Input Signal ( $V_{1}$ and/or $V_{2}$ terminals)

For resetting the counter a positive d. c.voltage is applied to terminal $V$. This signal causes all $Q_{1}$-terminals to reach a "negative-high" andall $Q_{2}$-terminals to reach a "negative-low" level.

Input level during reset
Voltage

Current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{v} 1}\left(\mathrm{~V}_{\mathrm{v} 2}\right) & =\min . \quad 1 \mathrm{~V} \\
& =\max . \quad 10 \mathrm{~V} \\
\mathrm{I}_{\mathrm{v} 1}\left(\mathrm{I}_{\mathrm{v} 2}\right) & =\min \cdot \quad 3.6 \mathrm{~mA}
\end{aligned}
$$

During counting it is recommended that terminal $V_{1}$ and/or $V_{2}$ are connected to a voltage level.

Voltage

$$
\begin{array}{rlrl}
-V_{v_{1}}\left(-V_{v_{2}}\right) & =\min . & 0.4 \mathrm{~V} \\
& =\max . & & 15 \mathrm{~V}
\end{array}
$$

Current

$$
-I_{v_{1}}\left(-I_{\left.v_{2}\right)}=\min .0 .12 \mathrm{~mA}\left(a t-V_{v_{1}}\left(-v_{v_{2}}\right)=0.4 \mathrm{~V}\right)\right.
$$

## OUTPUT DATA

These data apply to the various flip-flop stages.

## Output Signal Characteristics

Transistor non-conducting
Voltage: $\quad-V_{Q}=\min .-0.7 V_{N}$
Available direct current $I{ }^{Q D}=\max . \quad 0.7 \mathrm{~mA}$
Transistor conducting
Voltage

$$
\begin{aligned}
-V_{Q} & =\max . & 0.2 \mathrm{~V} \\
& =\min . & 0 \mathrm{~V}
\end{aligned}
$$

|  |  | output $\mathrm{Q}_{1}$ |  | output $Q_{2}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Flip-Flop } \\ \text { A-B-C } \\ \text { E-F-G- } \end{gathered}$ | $\begin{gathered} \text { Flip-Flop } \\ \text { D-H } \end{gathered}$ | $\begin{gathered} \text { Flip-Flop } \\ \text { A-E } \end{gathered}$ | $\begin{gathered} \text { Flip-Flop } \\ \text { B-F } \end{gathered}$ | $\begin{gathered} \text { Flip-Flop } \\ \text { C-G } \end{gathered}$ | $\begin{gathered} \text { Flip-Flop } \\ \text { D-H } \end{gathered}$ |
| max. available current | $\begin{array}{\|c\|} \hline \text { averaged over } \\ 0.4 \mu \mathrm{~s} \end{array}$ | 11 mA | 11 mA | 4 mA | 5 mA | 6 mA | 11 mA |
| during transient ${ }^{-1}$ QT | $\begin{array}{\|c\|} \hline \text { averaged over } \\ 0.7 \mu \mathrm{~s} \end{array}$ | 14 mA | 14 mA | 9 mA | 9.5 mA | 10 mA | 14 mA |
| maximum available direct current - ${ }^{-1}$ QD |  | 6 mA | 5.1 mA | 3.4 mA | 4.25 mA | 5.1 mA | 6 mA |

Maximum Speed:
For all loads within the limits mentioned above, also applied simultaneously, the maximum counting speed of 100 kHz is guaranteed.

Output levels during counting


The output levels at the $Q_{2}$-terminals are shown in the figure above.
Note that when a $Q_{2}$ output is at "negative-low" level the corresponding $Q_{1}$ output is at "negative-high" level and vice versa.
After 10 positive-going voltage steps at the input terminal $\mathrm{A}_{1}\left(\mathrm{~A}_{2}\right)$, the output terminal $Q_{2 D}\left(Q_{2 H}\right)$ delivers one positive-going voltage step, whilst the decade counter has resumed its initial position, namely all $Q_{2}$-terminals being at $0 V$ level.

## REVERSIBLE COUNTER

The unit BCA 1 consists of five flip-flops FF4 and five dual pulse logic's 2. PL2, mounted on a printed-wiring board, interconnected to operate as a bi-directional shift register. A bi-directional decade counter can be realised by interconnecting the gate (G)-terminals of the first flip-flop with the output (Q)-terminals of the fifth flip-flop and the gate (G)-terminals of the fifth dual pulse logic with the output $(Q)$-terminals of the first flip-flop. These interconnections have to be made externally in such a way that the Q1- respectively Q2-terminal has to be connected with the corresponding G1- respectively $\mathrm{G}_{2}$-terminal.

The flip-flops can be reset by means of a common positive signal. The five reset diodes $D_{1}$ up to $D_{5}$ inclusive are mounted on the printed-wiring board as well. The printed-wiring board is provided with plated through holes and single sided gold plated contacts.
With the mating connector catalog number 242202052592 , not supplied with the reversible counter, this printed-wiring board of standard dimensions ( $121.8 \mathrm{~mm} \times 180.3 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis catalog number 4322026 38240. The fixation of the circuit blocks FF4 and 2. PL2 is secured by means of locking tags catalog number 4322026 33690.

Pulse repetition frequency range:
$0-70 \mathrm{kHz}$
Ambient temperature range:
-20 to $+60^{\circ} \mathrm{C}$
Weight:
approx. 250 g
CIRCUIT DATA


| $1=\mathrm{A}_{1}$ | = a.c. input forward direction | $9=Q_{1 C}$ | = output 1 flip-flop C | $16=$ not connected |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $2=G_{1}$ | $=$ gate input ( $G_{1}$ ) flip-flop $A$ | $10=Q_{2 B}$ | = output 2 flip-flop B | 17 = not connected |  |
| $3=G_{2}$ | = gate input ( $\mathrm{G}_{2}$ ) flip-flop A | $11=Q_{1 B}$ | = output 1 flip-flop $B$ | $18=$ not connected |  |
| $4=Q_{2 E}$ | = output 2 flip-flop E | $12=Q_{2 A}$ | = output 2 flip-flop $A$ | $19=A_{2}$ | = a.c. input reverse direction |
| $5=Q_{1 E}$ | = output 1 flip-flop E | $13=Q_{1 A}$ | = output 1 flip-flop $A$ | $20=V$ | = reset input |
| $6=Q_{2 D}$ | = output 2 flip-flop D | $14=G_{3}$ | = gate input ( $\mathrm{G}_{1}$ ) | $21=N$ | $=$ common negative supply -6 V |
| $7=Q_{1 D}$ | = output 1 flip-flop $D$ |  | dual pulse logic E' | $22=P$ | = common positive supply +6 V |
| $8=Q_{2 C}$ | = output 2 flip-flop C | $15=\mathrm{G}_{4}$ | $\begin{aligned} = & \text { gate input }\left(G_{2}\right) \\ & \text { dual pulse logic } E^{\prime} \end{aligned}$ | $23=\mathrm{E}$ | = common supply 0 V |

## Power Supply

Terminal 21:
22: $\quad V_{P}=+6 V \pm 5 \%, I_{P}=3 \mathrm{~mA}$
Nominal value of the current

23: $\quad V_{E}=0 V$

Notes

- When a current is flowing towards the unit, the positive sign is used
- The data given apply to the most adverse supply voltages for a combination of units, namely

$$
V_{N}=-5.7 V \text { and } V_{P}=+6.3 V
$$

- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$ and the tolerances on the supply voltages are absolute limiting values


## Dimensions and terminal location



## INPUT DATA

Input Signal Requirements
Trigger Input Signal ( $A_{1}$ or $A_{2}$ terminal)
A positive-going voltage step is applied to terminal $A$. When this voltage step is applied to terminal $A_{1}$ the counter advances one position, when it is applied to terminal $A_{2}$ the counter reverses one position.

Voltage $V_{A M}=\min .-0.7 V_{N}$

$$
\begin{aligned}
& =\max .-\quad \mathrm{V}_{\mathrm{N}} \\
-\mathrm{V}_{0} & =\min . \quad 0 \mathrm{~V} \\
& =\max . \quad 0.2 \mathrm{~V}
\end{aligned}
$$

Required direct current


$$
\mathrm{I}_{\mathrm{A} 1 \mathrm{D}}\left(\mathrm{I}_{\mathrm{A} 2 \mathrm{D}}\right)=\min . \quad 8.8 \mathrm{~mA}
$$

Required current during the transient: averaged over

$$
0.4 \mu \mathrm{~s}
$$

$0.7 \mu \mathrm{~s}$
Rise time

$$
t_{r}=\max . \quad 0.7 \mu \mathrm{~s}
$$

Pulse duration

Input noise level

$$
\begin{aligned}
\mathrm{I}_{\mathrm{A} 1 \mathrm{~T}}\left(\mathrm{I}_{\mathrm{A} 2 \mathrm{~T}}\right) & =\min . \quad 30 \mathrm{~mA} \\
& =\min . \quad 22.5 \mathrm{~mA}
\end{aligned}
$$

$$
\dagger_{1}=\min . \quad 3 \mu \mathrm{~s}
$$

$$
t_{2}=\min . \quad 11 \mu \mathrm{~s}
$$

$$
V_{n}=\max . \quad l V \quad p-p
$$

Gate Input Signal ( $G_{1}$ and $G_{2}$ or $G_{3}$ and $G_{4}$ terminals)
Ad.c. voltage level is applied to these G-terminals

| Voltage | gate open |  |  |  | gate closed |  |
| ---: | :--- | ---: | :--- | :--- | :--- | :---: |
| $-V_{G}$ | $=\min$. | 0 V | $\min$. | $V_{A M}$ |  |  |
|  | $=\max$. | 0.2 V | $\max$. | $-V_{N}$ |  |  |

Required gate current caused by negative transient of $V_{A M}$
${ }^{\prime}{ }_{G D}=\min .1 .75 \mathrm{~mA} \min .1 .2 \mathrm{~mA}$
Required average current during the positive transient of $V_{G}$

$$
\mathrm{I}_{\mathrm{GT}}=\min . \quad 1.6 \mathrm{~mA}
$$

Gate setting time
when the gate input level changes at random ${ }^{\dagger} G S=\min . \quad 17 \mu \mathrm{~s} \quad \min . \quad 25 \mu \mathrm{~s}$
when the gate input level changes within $2 \mu \mathrm{~s}$ after the positive going edge of the trigger signal ${ }^{\dagger}{ }_{G S}=\min . \quad 11 \mu \mathrm{~s} \quad \min . \quad 1 i \mu \mathrm{~s}$
Notes - The latter applies to the shift register configuration so that the max. shift frequency is approximately 70 kHz

- Duringtriggering the G levels should not be at zero voltage level simultaneously
- The gate settingtime is the required waiting time between the last $G$ level change and the positive-going edge of the trigger pulse


## Reset Input Signa! (V-terminal)

For resetting the counter a positive d.c. voltage is applied to terminal $V$. This signal causes all $Q_{1}$-terminals to reach a "negative high" andall $Q_{2}$-terminals to reach a "negative low" level.

Input Level during Reset
Voltage

$$
\begin{aligned}
V_{V} & =\min . & & 1 \mathrm{~V} \\
& =\max . & & 10 \mathrm{~V} \\
I_{V} & =\min . & & 4.5 \mathrm{~mA}
\end{aligned}
$$

Current
During shifting it is recommended that terminal V is connected to a voltage level:
Voltage

$$
\begin{aligned}
-V_{V} & =\min . \quad 0.4 \mathrm{~V} \\
= & \max . \quad 15 \mathrm{~V} \\
-l_{\mathrm{V}}= & \min . \quad 0.15 \mathrm{~mA} \\
& \left(\mathrm{at}-\mathrm{V}_{\mathrm{V}}=0.4 \mathrm{~V}\right)
\end{aligned}
$$

## OUTPUT DATA

These data apply to the various flip-flop stages:

## Output Signal Characteristics

Transistor non-conducting
Voltage
Available direct current

$$
\begin{array}{ll}
-\mathrm{V}_{Q}=\min . & -0.7 \mathrm{~V} \\
\mathrm{I}_{\mathrm{N}}=\max . & 0.7 \mathrm{~mA}
\end{array}
$$

Transistor conducting
Voltage

$$
\begin{array}{rlr}
-V_{Q}=\max . & 0.2 \mathrm{~V} \\
=\min . & 0 \mathrm{~V}
\end{array}
$$

|  |  | $\begin{aligned} & \text { flip-flops } \\ & \text { B-C-D } \end{aligned}$ | $\begin{gathered} \text { flip-flops } \\ A-E \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| available current during the transient ${ }^{-1} Q T$ | averaged over $0.4 \mu \mathrm{~s}$ | max. 8 mA | max. 9.4 mA |
|  | averaged over $0.7 \mu \mathrm{~s}$ | max. 11 mA | max. 12.4 mA |
| available direct current ${ }^{-1} \mathrm{QD}$ |  | $\max .3 .75 \mathrm{~mA}$ | max. 4.25 mA |

These current data apply to the unit, operating as a bi-directional shift register. When the unit is interconnected to form a bi-directional decade counter the lowest current values of ${ }^{-1} Q T$ and ${ }^{-1} Q_{Q D}$ are valid for ail flip-flops.

Output levels during counting, when the unit is externally interconnected to form a bi-directional decade counter. To this end terminals 2 and 5, 3 and 4, 12 and 15,13 and 14 have to be connected.
The output levels at the $Q$-terminals can be taken from the figurebelow.


Note thatafter 10 positive-going voltage steps at the input terminal $A_{1}\left(A_{2}\right)$, the outputterminal $Q_{2 E}\left(Q_{2 A}\right)$ delivers one positive-going voltage step, whilst the decade counter has retaken its initial position, namely all $Q_{2}$-terminals being at $0 V$ level.

## DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



This assembly contains one decade counter together with the decoding and driving circuits for the numerical indicator tubes ZM 1000, ZM 1020, ZM 1040 or ZM 1080, mounted on a printed-wiring board.
The counter consists of four flip-flops FF 3 (catalog number 272200100021 ), connected to operate in the $1-2-4-8$ code. The flip-flops can be reset by means of a common positive signal; the reset diodes $D_{1}$ up to and including $D_{4}$ are mounted on the printed-wiring board as well.

The printed-wiring board, provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material.
With the mating connector, catalog number 242202052591 , (not supplied with the DCA3), this printed-wiring board of standard dimensions ( $121.8 \mathrm{~mm} \times 180.3 \mathrm{~mm}$ x 1.6 mm ), can be used directly in the standard mounting chassis (catalog number 4322026 38240).
The circuit blocks FF 3 are secured to the printed-wiring board by means of locking tags (catalog number 4322026 33690).
Pulse repetition frequency range:

$$
0-100 \mathrm{kHz}
$$

Ambient-temperature range : -20 to $+60^{\circ} \mathrm{C}$
Weight : approx. 150 g

## CIRCUIT DATA


$\underline{\text { Terminals }}$
$1=\quad$ not connected
$2=\quad$ internal connection
$3=\quad$ not connected
$4=\quad$ internal connection
$5=\quad$ not connected
$6=\quad$ not connected
$7=\quad$ not connected
$8=\quad$ not connected
$9=\overline{\mathrm{A}}=\mathrm{Q}_{1 \mathrm{~A}}=$ output 1 flip-flop A
$10=\mathrm{B}=\mathrm{Q}_{2 \mathrm{~B}}=$ output 2 flip-flop B
$11=\quad$ not connected
$12=\overline{\mathrm{C}}=\mathrm{Q}_{1 \mathrm{C}}=$ output 1 flip-flop C
$13=\overline{\mathrm{D}}=\mathrm{Q}_{1 \mathrm{D}}=$ output 1 flip-flop D
$14=\mathrm{D}=\mathrm{Q}_{2} \mathrm{D}=$ output 2 flip-flop D
$15=\mathrm{A}=\mathrm{Q}_{2 \mathrm{~A}}=$ output 2 flip-flop A
$16=W_{4}=\quad W_{2}$ of flip-flop $B$
$17=W_{2}=\quad W_{2}$ of flip-flop $A$
$18=W_{7}=\quad W_{1}$ of flip-flop $D$
$19=W_{5}=\quad W_{1}$ of flip-flop C
$20=$ not connected
$21=\mathrm{N}=\quad$ common negative supply -6 V
$22=\mathrm{P}=\quad$ common positive supply +6 V
$23=\mathrm{E}=\quad$ common supply 0 V

| $1 \mathrm{a}=\mathrm{Q}_{9}=$ | digit number 9 |
| :---: | :---: |
| $2 \mathrm{a}=\mathrm{Q}_{8}=$ | digit number 8 |
| $3 \mathrm{a}=\mathrm{Q}_{7}=$ | digit number 7 |
| $4 \mathrm{a}=\mathrm{Q}_{6}=$ | digit number 6 |
| $5 \mathrm{a}=\mathrm{Q}_{5}=$ | digit number 5 |
| $6 \mathrm{a}=\mathrm{Q}_{4}=$ | digit number 4 |
| $7 \mathrm{a}=\mathrm{Q}_{3}=$ | digit number 3 |
| $8 \mathrm{a}=\mathrm{Q}_{2}=$ | digit number 2 |
| $9 \mathrm{a}=\mathrm{Q}_{1}=$ | digit number 1 |
| $10 \mathrm{a}=\mathrm{Q}_{0}=$ | digit number 0 |
| $11 \mathrm{a}=\mathrm{B}=\mathrm{Q}_{1 \mathrm{~B}}$ | = output 1 flip-flop B |
| $12 \mathrm{a}=$ | not connected |
| $13 \mathrm{a}=$ | not connected |
| $14 \mathrm{a}=\mathrm{C}=\mathrm{Q}$ | output 2 flip-flop C |
| $15 \mathrm{a}=\mathrm{W}_{6}=$ | $\mathrm{W}_{2}$ of flip-flop C |
| $16 \mathrm{a}=\mathrm{W}_{8}=$ | $\mathrm{W}_{2}$ of flip-flop D |
| $17 \mathrm{a}=\mathrm{W}_{3}=$ | $\mathrm{W}_{1}$ of flip-flop B |
| $18 \mathrm{a}=\mathrm{W}_{1}=$ | $\mathrm{W}_{1}$ of flip-flop A |
| $19 \mathrm{a}=\mathrm{A}_{1}=$ | a.c. input counter |
| $20 \mathrm{a}=\mathrm{V}_{1}=$ | reset input counter |
| $21 \mathrm{a}=$ | not connected |
| $22 \mathrm{a}=$ | not connected |
| $23 \mathrm{a}=\mathrm{E}$ | common supply 0 |

## Power supply

Terminal $\left.21: \mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=42 \mathrm{~mA}\right\}$ nominal value $\left.22: V_{P}=+6 \mathrm{~V} \pm 5 \%, \quad I_{P}=8.8 \mathrm{~mA}\right\}$ of the current $23=23 \mathrm{~A}: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$

## Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=+5.7 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$ and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

## Input signal requirements

## Trigger input signal (terminal A1)

A positive-going voltage step is applied to terminal $\mathrm{A}_{1}$. This voltage step advances the counter one position.


Voltage

Reguired direct current
Required current during the
transient averaged over $0.4 \mu \mathrm{~s}$ over $0.7 \mu \mathrm{~s}$

Rise time
Pulse duration

$$
\begin{array}{rlrl} 
& =\min . & -0.7 \mathrm{~V}_{\mathrm{N}} \\
\mathrm{~V}_{\mathrm{AM}} & =\max . & -\mathrm{V}_{\mathrm{N}} \\
& =\min . \quad 0 \mathrm{~V} \\
-\mathrm{V}_{0} & =\max . & 0.2 \mathrm{~V} \\
& = \\
\mathrm{I}_{\mathrm{A}_{1} \mathrm{D}} & =\min . & 1.75 \mathrm{~mA} \\
& =\min . & 6 \mathrm{~mA} \\
\mathrm{I}_{\mathrm{A}_{1} \mathrm{~T}} & =\min . & 4.5 \mathrm{~mA} \\
& =\max . & 0.7 \mu \mathrm{~s} \\
\mathrm{t}_{\mathrm{r}} & =\ln \\
\mathrm{t}_{1} & =\min . & 1 \mu \mathrm{~s} \\
\mathrm{t}_{2} & =\min . & 8 \mu \mathrm{~s}
\end{array}
$$

Reset input signal (terminal $\mathrm{V}_{1}$ )
For resetting the counter a positive d.c. voltage is applied to terminal $\mathrm{V}_{1}$. This signal causes all terminals $\mathrm{Q}_{1}$ to reach a "negative high" and all terminals $\mathrm{Q}_{2}$ to reach a "negative low" level.

Input level during reset
Voltage

$$
\begin{aligned}
& =\min . & 1 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{V}_{1}} & =\max . & \quad 10 \mathrm{~V} \\
\mathrm{I}_{\mathrm{V}_{1}} & =\min . & 3.6 \mathrm{~mA}
\end{aligned}
$$

During counting it is recommended that terminal $\mathrm{V}_{1}$ is connected to a voltage level.

Voltage

$$
\begin{aligned}
-\mathrm{V}_{\mathrm{V}_{1}} & =\min . \quad 0.4 \mathrm{~V} \\
& =\max . \quad 10 \mathrm{~V} \\
-\mathrm{I}_{\mathrm{V}_{1}} & =\min . \quad 0.12 \mathrm{~mA}\left(\text { at }-\mathrm{V}_{\mathrm{V}_{1}}=0.4 \mathrm{~V}\right)
\end{aligned}
$$

D.C. input (terminals W)

A d.c. voltage level is applied to terminals $W_{1}$ up to and including $W_{8}$. A positive voltage drives the corresponding transistor into the non-conducting state and a negative voltage drives the transistor into the conducting state.

Transistor conducting
Current

$$
\begin{aligned}
-\mathrm{I}_{\mathrm{W}} & =\min . \quad 0.6 \mathrm{~mA}\left(-\mathrm{V}_{\mathrm{W}}=\max \cdot 0.4 \mathrm{~V}\right) \\
& =\max . \quad 15 \mathrm{~mA}
\end{aligned}
$$

Transistor non-conducting
Voltage
Current

$$
\begin{array}{rlrl} 
& =\min . & 0.2 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{W}} & =\max . & & 10 \mathrm{~V} \\
& & \\
\mathrm{I}_{\mathrm{W}} & =\min . & 0.9 \mathrm{~mA}
\end{array}
$$

## OUTPUT DATA

## Decade counter section

The outputs of the counter ( $\mathrm{A}, \overline{\mathrm{A}}, \mathrm{B}, \overline{\mathrm{B}}$, etc.) may furthermore be loaded with two gate invertors GI or two negative AND-gates. Output D of the last flip-flop is then still capable to drive a next decade.
$\mathrm{A}, \mathrm{B}, \mathrm{C}$ and D are the outputs of the flip-flops which are at 0 V level, when the decade is set on digit number 0 .

Output transistor conducting

| Voltage | $-\mathrm{V}_{\mathrm{Q}}=\min$. |  | $\begin{gathered} 0 \mathrm{~V} \\ .2 \mathrm{~V} \end{gathered}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | A | B | $\bar{B}$ | C | $\overline{\mathrm{C}}$ | D | $\overline{\mathrm{D}}$ |
| Available direct current (in mA) | $-\mathrm{I}_{\mathrm{QD}}=3.4$ | 6 | 2.15 | 3.9 | 3 | 3.9 | 6 | 5.1 |
| Available transient current averaged over $0.7 \mu \mathrm{~s}$ (in mA) | $-\mathrm{I}_{\mathrm{QT}}=9$ | 14 | 8.4 | $\mid 12.9$ | 8.9 | $12.9$ | 14 | 14 |

Output transistor non-conducting
Voltage $\begin{aligned} &=\min .0 .7 \mathrm{~V}_{\mathrm{N}} \\ &=\max . \\ & \mathrm{V}_{\mathrm{N}}\end{aligned}$

## Available direct current (in mA )

$I_{Q D}=$| $A$ | $\bar{A}$ | $B$ | $\bar{B}$ | $C$ | $\bar{C}$ | $D$ | $\bar{D}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.1 | 0.13 | 0.1 | 0.1 | 0.1 | 0.1 | 0.13 | 0.1 |

## Numerical indicator tube driver

The outputs $\mathrm{Q}_{0}$ (terminal 10a) ip to and including $\mathrm{Q}_{9}$ (terminal la) have to be connected to the pins $\mathrm{k}_{0}$ up to and including kg of the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.
The anode of these tubes has to be connected via a resistor $\mathrm{R}_{\mathrm{a}}$ to the high voltage power supply $\mathrm{V}_{\mathrm{b}}$.

Output transistor conducting
$\begin{array}{ll}\text { Voltage } & \mathrm{V}_{\mathrm{Q}}=\max .3 .2 \mathrm{~V} \\ \text { Current } & \mathrm{I}_{\mathrm{Q}}=\max . \quad 6 \mathrm{~mA}\end{array}$
The available output current ( $\mathrm{I}_{\mathrm{Q}}$ ) of the ten numerical outputs Q 0 up to and including $\mathrm{Q}_{9}$ is sufficient to deliver the required current for the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.

The relation between the permitted value and tolerances of the high voltage supply $\mathrm{V}_{\mathrm{b}}$ and the corresponding anode series resistor $\mathrm{R}_{\mathrm{a}}$ for the various indicator tubes over the whole temperature range is given in the following graphs.





Wiring capacitance at each Q-output: max. 500 pF

## DUAL NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



RZ 22603-8
This assembly contains two BCD-to-decimal decoding and driving circuits for the numerical indicator tubes ZM 1000, ZM 1020, ZM 1040 or ZM 1080, mounted on a printed-wiring board.
The .ID 1 has been designed to operate in conjunction with decade counters in the 1-2-4-2 (jump at 8) or 1-2-4-8 code, e.g. the dual decade counter assembly 2.DCA 2 (catalog number 272200900011 ).

The inputs $\mathrm{A}, \overline{\mathrm{A}}, \mathrm{B}, \overline{\mathrm{B}}, \mathrm{C}, \overline{\mathrm{C}}, \mathrm{D}, \overline{\mathrm{D}}$ and $\mathrm{A}^{\prime}, \overline{\mathrm{A}^{\prime}}, \mathrm{B}^{\prime}, \overline{\mathrm{B}^{\prime}}, \mathrm{C}^{\prime}, \overline{\mathrm{C}^{\prime}}, \mathrm{D}^{\prime}, \overline{\mathrm{D}^{\prime}}$ have to be connected to the corresponding outputs of the four flip-flops of the decade counter.
The inputs $A, B, C, D$ and $A^{\prime}, B^{\prime}, C$ ', $D$ ' have to be at the " 0 " level for the digit number 0 to be indicated.
The printed-wiring board, provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material. With the mating connector (catalog number 242202052591 ), not supplied with the 2. ID 1 , this printedwiring board of standard dimensions ( $121.8 \mathrm{~mm} \times 180.3 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis (catalog number 432202638240 ).

Ambient-temperature range :
Weight
-20 to $+60^{\circ} \mathrm{C}$
approx. 100 g

CIRCUIT DATA


Terminals

$1=$ internal connection
$2=$ internal connection
$3=A=$ to be connected to output Q of first flip-ilop
$4=C=$ to be connected to output $Q$ of third flip-fiop
$5=\overline{\mathrm{A}}=$ to be connected to output $\overline{\mathrm{Q}}$ of first flip-flop
$6=B=$ to be connected to output $Q$ of second flip-flop
$7=\bar{D}=$ to be connected to output $\bar{Q}$ of fourth flip-flop
$8=\overline{\mathrm{C}}=$ to be connected to output $\overline{\mathrm{Q}}$ of third flip flop
$9=\bar{B}=$ to be connected to output $\bar{Q}$ of second flip-flop
$10=\mathrm{D}=$ to be connected to output Q of fourth flip-flop
decade counter 1
$11=$ internal connection
$12=$ internal connection
$13=A^{\prime}=$ to be connected to output $Q$ of first flip-flop
$14=\mathrm{C}^{\prime}=$ to be connected to output Q of third flip-flop
$15=\overline{\mathrm{A}^{\prime}}=$ to be connected to output $\overline{\mathrm{Q}}$ of first flip-flop
$16=\mathrm{B}^{\prime}=$ to be connected to output Q of second flip-flop
$17=\overline{D^{\prime}}=$ to be connected to output $\bar{Q}$ of fourth flip-flop
$18=\overline{\mathrm{C}^{\prime}}=$ to be connected to output $\bar{Q}$ of third flip-flop
$19=\overline{\mathrm{B}^{\boldsymbol{\prime}}}=$ to be connected to output $\overline{\mathrm{Q}}$ of second flip-flop
$20=\mathrm{D}^{\prime}=$ to be connected to output Q of fourth flip-flop
$21=\mathrm{N}=$ common negative supply -6 V
$22=\mathrm{P}=$ common positive supply +6 V
$23=23 \mathrm{a}=\mathrm{E}=$ common supply 0 V
decade counter 2
la up to and including $10 a=$ numerical outputs $Q_{0}$ up to and including $Q_{9}$ to drive numerical indicator tube 1

11a up to and including $20 \mathrm{a}=$ numerical outputs $\mathrm{Q}^{\prime}$ 。 up to and including $\mathrm{Q}^{\prime} 9$ to drive numerical indicator tube 2

## Power supply

Terminal 21: $\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=8.5 \mathrm{~mA}$ nominal value of the current $\left.22: V_{P}=+6 \mathrm{~V} \pm 5 \%, \quad I_{P}=7 \mathrm{~mA}\right\}$ required for one ID 1 $23: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common

## Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely: $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=+6.3 \mathrm{~V}$
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$ and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Input signal requirements (terminals $A, \bar{A}, A^{\prime}, \overline{A^{\prime}}$, etc.)
Input at " 0 " level
Voltage

$$
\begin{aligned}
-\mathrm{V}_{\mathrm{I}} & =\min . \quad 0 \mathrm{~V} \\
& =\max \cdot 0.2 \mathrm{~V}
\end{aligned}
$$

Required direct current
Required transient current

| $\quad$$\mathrm{A}, \mathrm{A}^{\prime}, \overline{\mathrm{A}}, \overline{\mathrm{A}^{\prime}}$ $\mathrm{B}, \mathrm{B}^{\prime}, \overline{\mathrm{B}}, \overline{\mathrm{B}^{\prime}}, \mathrm{C}, \mathrm{C}^{\prime}, \overline{\mathrm{C}}, \overline{\mathrm{C}^{\prime}}, \mathrm{D}, \mathrm{D}^{\prime}$ $\overline{\mathrm{D}}, \overline{\mathrm{D}^{\prime}}$ <br> I 2.1 mA 0 mA <br> $\mathrm{I}_{\mathrm{Q}}$ 0 mA 1.1 mA |
| :--- |

Input at negative high level
Voltage $\quad \begin{aligned}-\mathrm{V}_{\mathrm{I}} & =\min .0 .7 \mathrm{~V}_{\mathrm{N}} \\ & =\max . \quad \mathrm{V}_{\mathrm{N}}\end{aligned}$
Required direct current $-I_{I} \frac{A, A^{\prime}, \bar{A}, \overline{A^{\prime}} \mid B, B^{\prime}, \bar{B}, \overline{B^{\prime}}, C, C^{\prime}, \bar{C}, \overline{C^{\prime}}, D, D^{\prime} \bar{D}, \overline{D^{\prime}}}{0.57 \mathrm{~mA}}$
Input impedance
equivalent to a capacitance of approx. 150 pF

## Operational data

- When an ID 1 is driven from a decade counter with flip-flops operating in the 1-2-4-8 code, these flip-flops may be additionally loaded with two negative AND-gates, or with two GI's if the decade counter is equipped with FF 3 flipflops, or with one GI if the decade counter is equipped with FF 1 flip-flops.
Output D of the last flip-flop is capable of driving a following decade counter.
- A, B, C, D and $A^{\prime}, B^{\prime}, C^{\prime}, D^{\prime}$ must be connected to the outputs of the flip-flops which are at " 0 " level, when the decade counter is set on digit number 0 .


## OUTPUT DATA

The outputs $\mathrm{Q}_{0}$ up to and including $\mathrm{Q}_{9}$ and $\mathrm{Q}^{\prime}{ }_{\mathrm{o}}$ up to and including $\mathrm{Q}^{\prime} 9$ have to be connected to the pins $\mathrm{k}_{0}$ up to and including kg of the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.
The anode of these tubes has to be connected via a resistor $\mathrm{R}_{\mathrm{a}}$ to the high voltage power supply $\mathrm{V}_{\mathrm{b}}$.

Qutput transistor conducting
Voltage $\quad \mathrm{V}_{\mathrm{Q}}=\max .3 .2 \mathrm{~V}$
Current $\quad I_{Q}=\max . \quad 6 \mathrm{~mA}$
The available output current ( $\mathrm{I}_{\mathrm{Q}}$ ) of the ten numerical outputs $\mathrm{Q}_{0}$ (terminal 1a and 11a) up to and including Q9 (terminal 10a and 20a) is sufficient to deliver the required current for the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.
The relation between the permitted value and tolerances of the high voltage supply $\mathrm{V}_{\mathrm{b}}$ and the corresponding anode series resistor $\mathrm{R}_{\mathrm{a}}$ for the various indicator tubes over the whole temperature range is given in the following graphs.





Wiring capacitance at each Q-output: max. 500 pF

## ACCESSORIES FOR CIRCUIT BLOCKS 100 kHz SERIES

## POWER SUPPLY UNIT



## APPLICATION

This power supply unit has been designed for use with the circuit blocks of the 100 kHz - and the l-series. However, it is also suitable as a supply for other transistorised circuits.

## CONSTRUCTION

The unit is dimensioned for mounting in the standardized 19 " chassis. The power supply unit fits in chassis 432202638240 ; the base plate of the unit then replaces a side plate of the chassis. The supply unit occupies the same space as four printedwiring boards.

Dimensions
Weight

$$
215 \times 125 \times 70 \mathrm{~mm}
$$

$$
1.5 \mathrm{~kg}
$$

TECHNICAL PERFORMANCE

Input voltage

## Frequency

Fusing
-6 V output ${ }^{1}$ )
Output voltage
Output current
Stability ratio at 220 V
Ripple voltage
Output resistance
Output impedance at 10 kHz
Temperature coefficient
+6 V output ${ }^{1}$ )
Output voltage
Output current
Stability ratio at 220 V
Ripple voltage
Output resistance
Output impedance at 10 kHz
Temperature coefficient
Operating-temperature range
Storage-temperature range
$220 \mathrm{~V}_{\mathrm{ac}}+10 \%,-15 \%$ $235 \mathrm{~V}_{\mathrm{ac}}+10 \%,-15 \%$

50 to 60 Hz
1 A fuse in the 220 V winding only

6 V , adjustable $\pm 3 \%$ (R5, see diagram)

$$
600 \mathrm{~mA}
$$

450:1
$50 \mathrm{mV}_{\mathrm{rms}}$
$0.3 \Omega$
$0.2 \Omega$
-3 mV/deg C

6 V , adjustable $\pm 3 \%$ (R10, see diagram)

$$
150 \mathrm{~mA}
$$

360:1

$$
\begin{array}{rl}
50 & \mathrm{mV}_{\mathrm{rms}} \\
1.5 & \Omega \\
0.5 & \Omega \\
+6 & \mathrm{mV} / \mathrm{deg} \mathrm{C} \\
-20 \text { to }+60 & { }^{\circ} \mathrm{C} \\
-20 \text { to }+75 & { }^{\circ} \mathrm{C}
\end{array}
$$

In systems requiring more than one power supply unit, the earth tags (marked " 0 V ") may be interconnected, the positive tags (marked " +6 V ") and the negative tags (marked " $-6 \mathrm{~V}^{\prime \prime}$ ) must remain strictly separated.
When a system is put into operation for the first time, the output voltages of the power supply units have to be adjusted to 6 V under nominal system load.

1) All values are given for full load.


## PRINTED-WIRING BOARD FOR FOUR UNITS PA 1

This printed-wiring board fits the mounting chassis $432 \angle \subset 2638240$. It can be used directly with the aid of the mating connector 242202052592 . On this board up to four PA 1's can be mounted, the next position in the chassis being left empty.


Terminal location:
$1=\mathrm{E} \quad=$ common supply 0 V
(interconnected to terminal 1)
$2=$ not connected
$3=$ not connected
$\left.\begin{array}{l}\left.\begin{array}{l}4=\mathrm{N}_{2} \\ 5=\mathrm{N}_{2}\end{array}\right\} \text { supply max. } 60 \mathrm{~V} \\ 6=\mathrm{Q} \quad=\text { output PA 1 } \\ 7=\mathrm{W} \quad=\text { input PA 1 }\end{array}\right\}$
unit nr. IV
$\left.\begin{array}{l}8=N_{2} \\ 9=N_{2}\end{array}\right\}$ supply max. 60 V
$10=\mathrm{Q} \quad$ = output PA 1
unit nr. III
$12=\mathrm{W}=$ input PA 1
$13=\mathrm{Q} \quad=$ output PA 1
$\left.\begin{array}{l}14=\mathrm{N}_{2} \\ 15=\mathrm{N}_{2}\end{array}\right\}$ supply max. 60 V
unit nr. II
unit nr. I
$\left.\begin{array}{l}18=N_{2} \\ 19=N_{2}\end{array}\right\}$ supply max. 60 V
$20=\mathrm{N}_{1}=$ common supply -6 V
$21=P \quad=$ common supply +6 V
$22=\mathrm{E}=$ common supply 0 V
$23=\mathrm{E}=$ common supply 0 V


Material

Hole diameter
Contacts
glass epoxy with plated-through holes
1.2 mm
$1 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD FOR FOUR UNITS PD 1

This printed-wiring board with standard dimensions $121.8 \mathrm{~mm} \times 180.3 \mathrm{~mm} \times$ $1.6 \mathrm{~mm}\left(4.8^{\prime \prime} \times 7.1^{\prime \prime} \times 0.0625^{\prime \prime}\right)$ is intended to accomplish the mounting of maximum four pulse driver units PD 1 (catalog number 2722001 13011).
One printed-wiring boardPDA 1 with four units PD 1 mounted on it, can be used in conjunction with three reversible counters BCA 1 (catalog number 272200900021 ).
Two units PD 1 perform shift-pulse amplifying functions between two reversible counters BCA 1, one for the forward and one for the reverse direction.

The printed-wiring board is provided with two wire jumpers for each PD 1. In case the number of trigger- and gate-inputs has to be extended, these wire jumpers can be replaced by diodes, type OA 95. The required connections with the EG- and K-terminals of the PD 1 have already been made in the print pattern.
Furthermore the printed-wiring board is provided with two plated-through holes for each unit PD 1. In case the output-pulse duration of the PD 1 has to be increased, these holes can be used for mounting the required capacitor. The terminals! of this capacitor are then directly connected to the K- and L-terminals of the concerning PD 1.
Holes are provided to secure the PD 1 rigidly to the board by means of the locking tag 432202633690.
With the mating connector 242202052592 the printed-wiring board can be used directly in the mounting chassis 432202638240.


Terminal location:
$1=\mathrm{Q}_{1}=$ output PD l-I
$2=E G_{1}=$ extension gate input PD 1-I
$3=K_{1}=$ extension trigger input PD 1-I
$4=\mathrm{G}_{1} \doteq$ gate input PD 1-I
$5=A_{1}=$ trigger input PD 1-I
$6=$ Q2 $=$ output PD 1-II
$7=\mathrm{EG}_{2}=$ extension gate input PD $1-\mathrm{II}$
$8=\mathrm{K}_{2}=$ extension trigger input PD 1 -II
$9=\mathrm{G}_{2}=$ gate input PD 1-II
$10=\mathrm{A}_{2}=$ trigger input PD 1-II
$11=A_{3}=$ trigger input PD 1-III
$12=\mathrm{G}_{3}=$ gate input PD 1-III
$13=K_{3}=$ extension trigger input PD 1-III
$14=\mathrm{EG}_{3}=$ extension gate input PD 1-III
$15=\mathrm{Q}_{3}=$ output PD 1-III
$16=\mathrm{A}_{4}=$ trigger input PD 1-IV
$17=\mathrm{G}_{4}=$ gate input PD 1-IV
$18=\mathrm{K}_{4}=$ extension trigger input PD 1-IV
$19=\mathrm{EG}_{4}=$ extension gate input PD 1-IV
$20=$ Q4 $=$ output PD 1-IV
$21=\mathrm{N}=$ common supply -6 V
$22=P \quad=$ common supply +6 V
$23=\mathrm{E}=$ common supply 0 V

## Material

Hole diameter
Contacts
glass epoxy with plated-through holes

## 1.2 mm

$1 \times 23$, gold plated, pitch 0.2 inch

## INPUT AND OUTPUT DATA

See specification of pulse driver unit PD 1 (catalog number 2722001 13011)

## EXPERIMENTERS' PRINTED-WIRING BOARDS

These experimenters' printed-wiring boards are very suitable for circuit blocks of the 100 kHz - and 1 -Series.


Material
Grid pitch
Contacts

Holes
Catalogue number
copper-clad phenolic resin bonded paper
5.08 mm ( 0.2 inch)
gold plated, pitch 0.2 inch
single sided $2 \times 38$
with holes
432202634900
double sided $4 \times 38$
-
432202634910

## PRINTED-WIRING BOARD

This printed-wiring board is intended for mounting circuit blocks of the 100 kHz and 1 -Series.
It fits the mounting chassis 432202638240.


Material

Hole diameter
Contacts
copper-clad phenolic resin bonded paper with punched holes
1.3 mm
$1 \times 23$, gold plated, pitch 0.2 inch

## EXPERIMENTERS' PRINTED-WIRING BOARD

This experimenters' printed-wiring board is very suitable for circuit blocks of the 100 kHz - and 1 -Series.
It fits the mounting chassis 432202638240 .


Material

Grid pitch
Hole diameter
Contacts
copper-clad phenolic resin bonded paper with punched holes
5.08 mm ( 0.2 inch)
1.3 mm
$1 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD

This printed-wiring board for 100 kHz - and 1 -Series circuit blocks can accommodate 8 horizontally mounted blocks. Combination of circuit blocks with discrete components is easily possible on this board.
It fits the mounting chassis 432202638240 .


Material

Hole diameter
Contacts
copper-clad phenolic resin bonded paper with plated-through holes

## 1.2 mm

$1 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD

This printed-wiring board is intended for mounting circuit blocks of the 100 kHz and 1-Series. It fits the mounting chassis 432202638240 .


Material

Hole diameter
Contacts
copper-clad phenolic resin bonded paper with plated-through holes
1.2 mm
$1 \times 23$, gold plated, pitch 0.2 inch

## EXPERIMENTERS' PRINTED-WIRING BOARD

This experimenters' printed-wiring board (with extractor) is very suitable for circuit blocks of the $100 \mathrm{kHz}-$ and 1 -Series.
It fits the mounting chassis 432202638230 .


Material

Grid pitch
Hole diameter
Contacts
phenolic resin bonded paper with holes; on both sides are copper lands around each hole
5.08 mm ( 0.2 inch)
1.3 mm
$2 \times 22$, gold plated, pitch 0.156 inch

## EXPERIMENTERS' PRINTED-WIRING BOARDS

These experimenters' printed-wiring boards (with extractor) are very suitable for circuit blocks of the 100 kHz - and 1 -Series.
They fit the mounting chassis 432202638240 .


Catalogue number
Material

Grid pitch
Holes

Contacts

432202638630
phenolic resin bonded paper
5.08 mm ( 0.2 inch)
diameter 1.3 mm ; on both sides of the board are copper lands around each hole
$2 \times 23$, gold plated, pitch 0.2 inch

## LOCKING TAG



Circuit blocks of the 100 kHz - and 1-Series mounted parallel to the printed-wiring board can be secured rigidly by means of this small tag, which permits soldering in a standard 1.3 mm diameter hole. The minimum supply quantity is 1000 pieces.

## STICKERS

These are drawing symbols of circuit blocks printed on self-adhesive, transparent material. They can be used for fast preparation of system drawings. The drawing symbols are as shown on the data sheets of the relevant circuit blocks.
The stickers are available in rolls, each containing 1000 drawing symbols of the same type of circuit block. Each sticker can be separately, detached from the roll, without cutting.

| for circuit block <br> of type | catalog number of a <br> roll with 1000 stickers |
| :--- | :---: |
| FF 1 | 432202635780 |
| FF 2 | 432202635790 |
| FF 3 | 432202635800 |
| FF 4 | 432202635810 |
| 2.3.N 1 | 432202635820 |
| 2.2.N 1 | 432202635830 |
| 2.3.P1 | 432202635840 |
| 2.2.P1 | 432202635850 |
| 2.PL 1 | 432202635860 |
| 2.PL 2 | 432202635880 |
| EF 1/IA 1 | 432202635890 |
| 2.EF 1 | 432202635900 |
| 2.IA 1 | 432202635910 |
| 2.EF 2 | 432202635920 |
| 2.IA 2 1 | 432202635930 |
| 2.GI 1 | 432202634620 |
| PS 1 | 432202635950 |
| PS 2 | 432202636820 |
| PR 1 | 432202636830 |
| OS 1 | 432202635960 |
| OS 2 | 432202635980 |
| PD 1 | 432202630710 |
| PA 1 | 432202607760 |
|  |  |

## Circuit blocks <br> 1-Series

## INTRODUCTION

The 1-Series of circuit blocks presents a range of logic circuits to be applied in general purpose and special purpose data handling systems as well as for industrial measuring and instrumentation.
The 1-Series offers a complete range consisting of various logic elements together with all necessary auxiliary units including one-shot multivibrator, input and output devices, pulse shapers, etc.
Frequently occurring functions such as counters, shift registers, numerical indicator tube drivers, etc. can be supplied ready made, assembled on printedwiring boards.
In this series the following units and assembled panels are available:

| description | colour | abbreviation | catalog number | page |
| :--- | :--- | :--- | :--- | :--- |
| Flip-flop | red | FF3 | 272200100021 | B15 |
| Flip-flop | red | FF4 | 272200100031 | B19 |
| Dual negative gate | orange | 2.3 N1 | 272200101001 | B23 |
| Dual negative gate | orange | 2.2 N1 | 272200101011 | B25 |
| Dual pulse logic | orange | 2. PL2 | 272200103011 | B27 |
| Dual gate inverter | yellow | 2. GI 1 | 272200108001 | B31 |
| Pulse shaper | green | PS2 | 272200111011 | B49 |
| Positive reset unit | blue | PR1 | 272200122001 | B55 |
| One-shot multivibrator | green | OS2 | 272200110011 | B59 |
| Pulse driver | green | PD1 | 272200113011 | B65 |
| Printed-wiring board |  | PDA1 | 432202634710 | B109 |
| Power amplifier <br> Printed-wiring board |  | PA1 | 272203200011 | B71 |
| Dual decade counter <br> Reversible counter |  | PAA1 | 432202633630 | B107 |
| Decade counter and <br> numerical indicator <br> tube driver assembly |  | 2.DCA2 | 272200900011 | B75 |
| Dual numerical indicator <br> tube driver assembly |  | BCA1 | 272200900021 | B81 |

Moreover all accessories for a quick and easy construction of equipment are available e.g. power supplies, printed-wiring boards, etc., see section "ACCESSORIES FOR CIRCUIT BLOCKS 1-SERIES".

In conjunction with 1 -Series circuit blocks a number of static input and output devices can be used, see "INPUT/OUTPUT DEVICES".


Easy-to-use loading table and simple loading rules, particularly for mixed loads, enables the system design to be completed quickly. Due to the fact that driven blocks only represent a load in the conducting state of the driving transistor, the required input d.c.- and transient currents of driven blocks are additive.

All circuits are compatible with little circuit diversity permitting simple and direct interconnections of the blocks within the range.

Input- and output currents of the blocks are designed in a way that external components are unnecessary with the exception of diodes.

The uniformity of the terminal location reduces the time for interwiring the blocks and facilitates the design of printed-wiring boards.

## CONSTRUCTION



Weight:
approximately 20 g

Dimensional drawing of the circuit block
The dimensions of all 1 -Series circuit blocks are approximately $54 \mathrm{~mm} \times 24 \mathrm{~mm}$ x 11 mm . Out of one side of $54 \mathrm{~mm} \times 11 \mathrm{~mm}$ emerge ten wire terminals of 0.7 mm diameter and 15 mm length. The distances between the wires are $5.08 \mathrm{~mm}(0.2 \mathrm{in})$ in accordance with the I.E.C. standard hole grid for printedwiring boards.
The blocks are colour-coded, a different colour being used for each group of functions.


E3/23
Cut-away view of a circuit block

The construction of a 1 -Series circuit block can easily be seen in the cut-away view.

The electronic components, of which the circuit is made up (transistors, diodes, resistors, capacitors) are mounted on a printed-wiring board. This board is provided with plated-through holes to ensure reliable joints due to the large contact area of soldered contacts. The connecting leads are also mounted on the printed-wiring board.

Protection against mechanical shock and vibration is provided by the resilient potting compound, whilst atmospheric influences are excluded by the sealing compound, by which the synthetic resin case is hermetically closed.

For the sake of reference the connecting leads are numbered 1 to 10 .

## CHARACTERISTICS

For all circuit blocks the following temperature range is specified:

| Operating | -20 to $+60^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Storage | -25 to $+75^{\circ} \mathrm{C}$ |

The maximum pulse repetition frequency is 100 kHz for triggered logic applications.

The standard power supply voltages are

$$
+6 \mathrm{~V} \pm 5 \%\left(\mathrm{~V}_{\mathrm{p}}\right) \text { and }-6 \mathrm{~V} \pm 5 \%\left(\mathrm{~V}_{\mathrm{N}}\right)
$$

The power dissipation of the blocks is 20 to 100 mW .
Logic levels:

| binary " 1 " | $\max . \quad \mathrm{V}_{\mathrm{N}}$ |
| :--- | :--- |
|  | $\min .0 .7 \mathrm{~V}_{\mathrm{N}}$ |
| binary "0" | $\max .-0.2 \mathrm{~V}$ |
|  | $\min . \quad 0 \mathrm{~V}$ |

The general logic functions AND, OR, NOT and MEMORY can be performed with the two basic units of the range, viz. the gate inverter and the flip-flop respectively.

## TEST SPECIFICATIONS

Before and during manufacture samples of circuit blocks are regularly subjected to the following tests.
(1) Shock test and vibration test according to method 202A and 201A of MIL-STD202, terminals tested on strength, tests on mounting, soldering, lacquer and coding.
(2) Corrosion test (salt haze), according to method 101A of MIL-STD-202 (condition B, 48 hours).
(3) Temperature cycling test, according to method 102A of MIL-STD-202 (5 cycles from $-25^{\circ} \mathrm{C}$ to $+65^{\circ} \mathrm{C}$ ).
(4) Dip test, according to method 104 A of MIL-STD-202 ( 2 cycles $65^{\circ} \mathrm{C} / 20^{\circ} \mathrm{C}$, condition $\mathrm{B}, \mathrm{NaCl})$.
(5) Accelerated humidity test, according to method 106A of MIL-STD-202 (10 cy cles $65^{\circ} \mathrm{C}$ ).
(6) Long-term humidity test (units not operating), according to I.E.C.68, C IV ( $40^{\circ} \mathrm{C}$, relative humidity $90 \%$ to $95 \%$, duration longer than 2000 hours, functional marginal measurements after 250, 1000 etc. hours).
(7) As item 6, but units operating under the most unfavourable electrical conditions.
(8) Long-term test at maximum temperature $\left(60^{\circ} \mathrm{C}\right)$, units operating under the most unfavourable electrical conditions. Duration and measurements as item 6.

## INPUT AND OUTPUT DATA

## INPUT DATA

| unit | terminal | note | d.c.cur- <br> rent (mA) | transient <br> load (mA) |
| :---: | :---: | :---: | :---: | :---: |
| FF3 | $\mathrm{A}_{1}$ or $\mathrm{A}_{2}$ |  | 0.88 | 4.0 |
|  | $\mathrm{A}_{1}+\mathrm{A}_{2}$ |  | 1.75 | 4.5 |
|  | W | see note a | 0.9 |  |
| FF4 | $\mathrm{G}_{1}$ or $\mathrm{G}_{2}$ | to open gate gate open | 1.75 | 1.6 |
|  | A | one gate closed both gates closed | $\begin{aligned} & 1.75 \\ & 1.75 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 1.0 \end{aligned}$ |
|  | W | see note a | 0.9 |  |
| 2.PL2 | $\mathrm{G}_{1}$ or $\mathrm{G}_{2}$ | to open gate gate open | 1.75 | 1.6 |
|  | $\mathrm{A}_{1}$ or $\mathrm{A}_{2}$ | gate open gate closed | $\begin{aligned} & 0.88 \\ & 0.88 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 0.5 \end{aligned}$ |
| 2.GI 1 | EG | via diode OA95 | 1.0 | 3.0 |
| $\begin{aligned} & 2.2 \mathrm{Nl} / \\ & 2.3 \mathrm{Nl} \end{aligned}$ | W | see note b | 0.52 | 0.37 |
| OS2 | A |  | 1.3 | 1.4 |
| PD1 | A |  | 1.7 | 1.5 |
|  | G | to open gate gate open | 1.75 | 1.2 |
| PR1 | W |  | 0.1 | 0.08 |
| PS2 | W |  | 0.7 | 0.75 |
| PA1 | W |  | 2.5 | 1.3 |

## Notes

a. Only to be driven by PR 1 via a diode OA 85/OA 95.
b. The input requirements also hold for the preset switches 1248 N (catalog number 431102782221 ) and 1242 N (catalog number 4311027 82211).

OUTPUT DATA

| unit | terminal | note |  | $\begin{aligned} & \text { d.c.cur- } \\ & \text { rent (mA) } \end{aligned}$ | transient <br> load (mA) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FF3, FF4 | Q |  |  | 6 | 14 |
| GI 1 | Q | preceded by | AND | 15 | 9 |
|  |  |  | AND - AND | 8. | 4.5 |
|  |  |  | AND - OR | 8 | 4.5 |
| GI 1-GI 1 | Q | preceded by | AND - AND | 25 | 22.5 |
|  |  |  | AND - OR | 25 | 22.5 |
|  |  | connected as | set-reset FF | 9 | 9 |
|  |  |  | non-inverting ampl. | 40 | 27 |
|  |  |  | relay driver | 65 |  |
| OS2 | Q1 |  |  | 18 | 25 |
|  | $\mathrm{Q}_{2}$ |  |  | 6 | 21 |
| PD1 | Q | - |  | 65 | 90 |
| PS2 | Q |  |  | 20 | 13.7 |
| PR1 | Q |  |  | 15 |  |
|  |  | terminals 3 and 4 interconnected |  | 30 |  |
|  |  | terminals 5 and 4 interconnected |  | 40 |  |
| PA1 | Q |  |  | 600 |  |

## Note

For driving the numerical indicator tubes ZM 1000, ZM 1020, ZM 1040 or ZM 1080 two assembled printed-wiring boards, 2.ID 1 and DCA 3, are available. The input requirements are specified in the individual sheets.

## LOADING RULES

1. Verify that the sum of the required d.c. input currents of the driven units does not exceed the available d.c. output current of the driving unit.
2. When however, A-inputs are incorporated in the driven units, the transient loads must also be verified.
3. The verifications mentioned above hold for operations at the worst combination of supply voltage tolerances ( $6 \mathrm{~V} \pm 5 \%$ ) and ambient temperature between $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$.
4. W-inputs of FF3 and FF4 are to be used as extension inputs for the 2.PL2 and for positive-reset. For the latter purpose the positive reset unit PR1, designed for various loadings and driver circuits can be used.

## FLIP-FLOP

Colour: red

The unit FF3 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of ad.c. level or a positive-going trigger signal, and it can also be used as a binary scale-of-two when the trigger inputs are interconnected.

| Frequency range | $:$ | $0-100 \mathrm{kHz}$ |
| :--- | ---: | :--- |
| Ambient temperature range: | -20 to $+60^{\circ} \mathrm{C}$ |  |
| Weight | $:$ | approx. 20 g |

CIRCUIT DATA


Drawing symbol

Terminal

```
1 = Q Q = output 1
2 = Q Q = output 2
3= A }=\mathrm{ trigger input 2
4 = A }=\mathrm{ = trigger input 1
5 = W W = d.c. input 2
6 = W W = d.c. input 1
7 = K = terminal for external trigger input
8 = N = supply -6 V
9 = P = supply +6 V
10 = E = common supply 0 V
```



## Power Supply

Terminal $8: V_{N}=-6 \mathrm{~V} \pm 5 \%,-\mathrm{I} N=8.8 \mathrm{~mA}$ Nominal value $\left.9: V_{P}=6 \mathrm{~V} \pm 5 \%, I_{P}=0.6 \mathrm{~mA}\right\}$ of the current $10: V_{E}=0 V$ common

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=6.3 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Input Signal Requirements
Trigger Input Signal (A terminals)
A positive-going voltage step is applied to terminal! $A_{1}$ or $A_{2}$, or to both terminals interconnected in the case of binary scale-of-two applications. This voltage step drives the transistor $\mathrm{T}_{1}\left(\mathrm{~T}_{2}\right)$ into the non-conducting state.
To terminal $K$ external diodes can be connected (in the same sense as diode $D_{6}$ ) to provide the pulse-gate, corresponding with terminal $A_{2}$, with extra trigger inputs or condition inputs.


Voltage

$$
\begin{aligned}
\mathrm{V}_{\mathrm{AM}} & =\min . \quad-0.7 \mathrm{~V}_{\mathrm{N}} \\
& =\max . \quad-\mathrm{V}_{\mathrm{N}} \\
-V_{0} & =\min .00 \mathrm{~V} \\
& =\max .0 .2 \mathrm{~V}
\end{aligned}
$$

$$
\mathrm{I}_{\mathrm{AD}}=\min .0 .88 \mathrm{~mA}
$$

$$
\begin{array}{rlr}
\mathrm{I}_{\mathrm{AT}} & =\min \cdot 5 \quad \mathrm{~mA} \\
& =\min .4 \quad \mathrm{~mA}
\end{array}
$$

$$
A_{-1} \text { or } A_{-2}
$$

Required direct current
Required current during the transient averaged over: $0.4 \mu \mathrm{~s}$
$0.7 \mu \mathrm{~s}$

A and $A_{-2}$ interconnected
$\min . \quad 1.75 \mathrm{~mA}$

| Rise time | ${ }_{\mathrm{t}}$ | $=\max$. | $0.7 \mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- |
| Pulse duration | ${ }_{\mathrm{t}}$ | $=\min$. | 1 |$\mu_{\mathrm{s}}$.

DC Input Signal ( $W$ terminals)
A d.c. voltage level is applied to terminal $W_{1}$ or $W_{2}$. A positive voltage drives the transistor $T_{1}\left(T_{2}\right)$ into the non-conducting state and a negative voltage drives it into the conducting state

Transistor conducting
Current

$$
\begin{aligned}
{ }^{-1} \mathrm{~W} & =\min . \quad 0.6 \mathrm{~mA}\left(-\mathrm{V}_{\mathrm{W}}=\max .0 .4 \mathrm{~V}\right) \\
& =\max . \quad 15 \mathrm{~mA}
\end{aligned}
$$

limiting value
Transistor non-conducting
Voltage
limiting value
Current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{W}} & =\min . \quad 0.2 \mathrm{~V} \\
& =\max . \quad 10 \mathrm{~V} \\
& =\min .
\end{aligned}
$$

## OUTPUT DATA

## Voltages and currents

## Transistor conducting

Voltage
Available direct current

$$
\begin{aligned}
& { }^{-V_{Q}}=\max . \quad 0.2 \mathrm{~V} \\
& { }^{-1} Q D=\max . \quad 6 \mathrm{~mA}
\end{aligned}
$$

Available current during the transient
averaged over: $0.4 \mu \mathrm{~s}$
$0.7 \mu \mathrm{~s}$
Transistor non-conducting
Voltage
Available direct current
$\begin{aligned}-V_{Q} & =\min . \quad-0.7 \cdot V_{N} \\ I_{Q D} & =\max . \quad 0.7 \mathrm{~mA}\end{aligned}$

## Switching and delay times

These data are for orientation only and refer to an input signal as specified under INPUT DATA.


|  | Unit unloaded | Unit max.loaded |
| :---: | :---: | :---: |
| Rise delay | ${ }^{\dagger}{ }_{\text {rd }}=\max . \quad 1.0 \mu \mathrm{~s}$ | $\max .1 .1 \mu \mathrm{~s}$ |
| Rise time | ${ }_{\mathrm{r}}{ }^{\text {a }}$ max. $0.3 \mu \mathrm{~s}$ | max. $0.7 \mu \mathrm{~s}$ |
| Fall delay | $t_{f d}=\max .0 .8 \mu \mathrm{~s}$ | max. $0.8 \mu \mathrm{~s}$ |
| Fall time | $t_{f}=\max .1 .7 \mu_{s}$ | max. $1.7 \mu \mathrm{~s}$ |

## FLIP-FLOP

## Colour: red

The unit FF4 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of ad.c. level or a positive-going trigger signal. In the case of trigger drive, the switching of the flip-flop can be controlled byad.c. level applied to the built-in gate circuits (e.g. in shift registers).

Frequency range
Ambient temperature range
Weight


Drawing symbol

## CIRCUIT DATA

Terminal
$1=Q_{1}=$ output 1
$2=Q_{2}=$ output 2
$3=G_{2}=$ gate input 2
$4=G_{1}=$ gate input 1
$5=W_{1}=$ d.c. input 1
$6=W_{2}=$ d.c. input 2
$7=A=$ trigger input
$8=\mathrm{N}=$ supply -6 V
$9=\mathrm{P}=$ supply +6 V
$10=\mathrm{E}=$ common supply 0 V

## Power Supply



Notes - The data given apply to the most adverse supply voltages for a combination of units, namely $V_{N}=-5.7 \mathrm{~V}$ and $V_{P}=6.3 \mathrm{~V}$.

- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA
Input Signal Requirements

## Trigger Input Signal (A terminal)

A positive-going voltage step is applied to terminal A. This voltage step drives the transistor $T_{1}\left(T_{2}\right)$ into the non-conducting state if the corresponding gate has been opened by an appropriate gate input signal on terminal $G_{1}\left(G_{2}\right)$.



## DC Input signal (W terminals)

Ad.c. voltage level is applied to terminal $\mathrm{W}_{1}$ or $\mathrm{W}_{2}$. A positive voltage drives the transistor $T_{1}\left(T_{2}\right)$ into the non-conducting state and a negative voltage drives it into the conducting state.

Transistor conducting

Current
limiting value

$$
\begin{aligned}
{ }^{-1} \mathrm{~W} & =\min \cdot 0.6 \mathrm{~mA} \quad\left(-\mathrm{V}_{W}=\max \cdot 0.4 \mathrm{~V}\right) \\
& =\max \cdot 15 \mathrm{~mA}
\end{aligned}
$$

Transistor non-conducting
Voltage
limiting value
Current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{W}} & =\min \cdot 0.2 \mathrm{~V} \\
& =\max \cdot 10 \mathrm{~V} \\
\mathrm{I}_{\mathrm{W}} & =\min \cdot 0.9 \mathrm{~mA}
\end{aligned}
$$

## Gate InputSignal_(G terminals)

A d.c.voltage level is applied to terminal $G_{1}\left(G_{2}\right)$. Transistor $T_{1}\left(T_{2}\right)$ is driven into the non-conducting state by the trigger input signal (A terminal) if the corresponding gate is opened by an appropriate gate input signal.

|  | gate open |  |  | gate closed |  |
| :--- | ---: | :--- | :--- | :--- | :--- |
| Voltage | $-\mathrm{V}_{\mathrm{G}}$ | $=\min$. | 0 | V | $\min$. | $\mathrm{V}_{\mathrm{AM}}$

Required average current during the positive transient of $V_{G} \quad{ }_{G}$

| to open gate | to close gate |
| :--- | :---: |
| $=\min .1 .6 \mathrm{~mA}$ | - |

Gate setting time when the gate input level changes at random: when the gate input level changes within $2 \mu \mathrm{~s}$ after the positive going edge of the trigger signal :

Note: The latter applies to a shift register configuration so that the max. shift frequency is approximately 70 kHz .

During triggering the $G$ levels should not be at zero voltage level simultaneously.

The gate setting time is the required waiting time between the last $G$ level change and the potitive going edge of the trigger pulse.

## OUTPUT DATA

Voltages and currents
Transistor conducting
Voltage
Available direct current

$$
\begin{array}{rl}
-V_{Q} & =\max . \\
{ }^{-I} Q D & =\dot{\max } . \\
{ }^{-I} \quad 6 & \mathrm{~mA}
\end{array}
$$

Available current during the transient
averaged over: $0.4 \mu \mathrm{~s}$
$0.7 \mu \mathrm{~s}$
Transistor non-conducting
Voltage
Available direct current

$$
\begin{array}{rlrl}
{ }^{-1} \mathrm{QT} & =\max . & 11 & \mathrm{~mA} \\
& =\max . & 14 & \mathrm{~mA} \\
& \\
{ }^{-} \mathrm{V}_{\mathrm{Q}} & =\min . & -0.7 & \mathrm{~V}_{\mathrm{N}} \\
\mathrm{I}_{Q D} & =\max . & 0.7 & \mathrm{~mA}
\end{array}
$$

Switching and delay times
These data are for orientation only and refer to an input signal as specified under INPUT DATA.


Unit unloaded
Unit max. loaded
Rise delay
Rise time

$$
{ }_{t_{r d}}=\max \cdot 1.0 \mu \mathrm{~s}
$$

${ }_{t_{r}}=\max .0 .3 \mu \mathrm{~s}$
${ }^{t_{f d}}=\max .0 .8 \mu \mathrm{~s}$
${ }^{t_{f}}=\max . \quad 1.7 \mu \mathrm{~s}$
$\max .1 .1 \mu \mathrm{~s}$
$\max .0 .7 \mu \mathrm{~s}$
$\max .0 .8 \mu \mathrm{~s}$
$\max .1 .7 \mu \mathrm{~s}$

## DUAL NEGATIVE GATE

## Colour: orange

The unit 2.3N1 contains two three-input germanium-diode gates, that perform an AND logical operation on negative input-voltage signals.
The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals $Q_{1}$ and $Q_{2}$. In this latter case only one negative supply terminal should be used.

Pulse repetition frequency range:
Ambient temperature range:

## Weight:

## CIRCUIT DATA

Terminal


$$
\begin{aligned}
1 & =N_{1}=\text { supply }-6 \mathrm{~V}(1) \\
2 & =W_{1}=\text { input } 1 \\
3 & =W_{3}=\text { input } 3 \\
4 & =W_{5}=\text { input } 5 \\
5 & =Q_{1}=\text { output } 1 \\
6 & =Q_{2}=\text { output } 2 \\
7 & =W_{2}=\text { input } 2 \\
8 & =W_{4}=\text { input } 4 \\
9 & =W_{6}=\text { input } 6 \\
10 & =N_{2}=\text { supply }-6 \mathrm{~V}(2)
\end{aligned}
$$



## Power Supply



## INPUT DATA

Input Signal Requirements ${ }^{2}$ )
Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $\mathrm{V}_{W n}=0.1$ to 0.5 V more positive than $\mathrm{V}_{\mathrm{Q}}$ dependent on the input current $\mathrm{I}_{\mathrm{W}_{n}}$.
Current : To be supplied to terminal $W_{n}$ having the least negative voltage level. For $\mathrm{V}_{W_{n}}=0$ volt and $\left.\mathrm{I}_{\mathrm{Q}}=0 \mathrm{~mA}: \mathrm{I}_{\mathrm{W}_{\mathrm{n}}}=\max .0 .48 \mathrm{~mA}^{1}\right)+\max$. 0.04 mA ) for every $W$ terminal at a negative voltage level.

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$ )
Voltage: see INPUT DATA
Load current $I_{Q}=\max \cdot \frac{-V_{N}+V_{Q}}{13} m A^{1}$ )
Output Impedance
When $V_{Q}$ is positive-going, the output impedance approximates the output impedance of the driving circuit. When $V_{Q}$ is negative-going, the output impedance is max. $13 \mathrm{k} \Omega$.

## LIMITING VALUES

Current through conducting diode $I_{W c}=\max .10 \mathrm{~mA}$
Voltage between terminals N and $\mathrm{W}=\max .30 \mathrm{~V}$

[^14]
## DUAL NEGATIVE GATE

Colour: orange

The unit 2.2N 1 contains two two-input germanium-diode gates that perform an AND logical operation on negative input voltage signals.
The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals $Q_{1}$ and $Q_{2}$. In this latter case, only one negative supply terminal should be used.

Pulse repetition frequency range: $\quad 0-100 \mathrm{kHz}$
Ambient temperature range: $\quad-20$ to $+60^{\circ} \mathrm{C}$
Weight:
approx. 20 g

## CIRCUIT DATA



Drawing symbol

Terminal

$$
\begin{aligned}
1 & =N_{1}=\text { supply }-6 \mathrm{~V}(1) \\
2 & =W_{1}=\text { input } 1 \\
3 & =W_{3}=\text { input } 3 \\
4 & =\text { not connected } \\
5 & =Q_{1}=\text { output } 1 \\
6 & =Q_{2}=\text { output } 2 \\
7 & =\text { not connected } \\
8 & =W_{2}=\text { input } 2 \\
9 & =W_{4}=\text { input } 4 \\
10 & =N_{2}=\text { supply }-6 \mathrm{~V}(2)
\end{aligned}
$$



## Power Supply



[^15]
## INPUT DATA

## Input Signal Requirements ${ }^{2}$ )

Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $\mathrm{V}_{W_{n}}=0.1$ to 0.5 V more positive than $\mathrm{V}_{\mathrm{Q}}$ dependent on the input current $\mathrm{I}_{\mathrm{W}_{n}}$.
Current: To be supplied to terminal $W_{n}$ having the least negative voltage level. For $V_{W_{n}}=0$ volt and $\left.I_{Q}=0 m A: I_{W_{n}}=\max .0 .48 \mathrm{~mA}^{1}\right)+\max$. $0.04 \mathrm{~mA}^{1}$ ) for every $W$ terminal at a negative voltage level.

## OUTPUT DATA

Output Signal Characteristics ${ }^{2}$ )
Voltage: See INPUT DATA
Load current $\quad I_{Q}=\max \cdot \frac{-V_{N}+V_{Q}}{13} \mathrm{~mA}^{1}$ )
Output Impedance
When $V_{Q}$ is positive-going, the output impedance approximates the output impedance of the driving circuit. When $V_{Q}$ is negative-going, the output impedance is max. $13 \mathrm{k} \Omega$.

## LIMITING VALUES

Current through conducting diode $I_{W c}=\max .10 \mathrm{~mA}$
Voltage between terminals N and $\mathrm{W}=$ max. 30 V

1) The sign is positive when the current flows towards the circuit
${ }^{2}$ ) These data apply to the most adverse working condition for a combination of units, namely to a supply voltage $\mathrm{V}_{\mathrm{N}}=-5.4 \mathrm{~V}$. Un less differently specified, all the voltage and current figures quoted represent absolute maximum values.

## DUAL PULSE LOGIC

## Colour: orange

The unit 2. PL2 contains two identical pulse gates which are controlled by a d.c. voltage level.

The circuits are normally used in conjunction with flip-flopcircuits. With the dual pulse logic a second pair of a.c. inputs are formed for a flip-flop FF3, or in combination with flip-flops FF4 a bi-directional shift register can be made. In these applications the 2. PL2 output terminals are to be connected directly to the flip-flop d.c. input terminals.

Frequency range
: see INPUT DATA
Ambient temperature range
Weight
: -20 to $+60^{\circ} \mathrm{C}$
-
: approx. 20 g

## CIRCUIT DATA



Drawing symbol

Terminal $1=G_{1}=$ gate input 1

$$
2=G_{2}=\text { gate input } 2
$$

$$
3=K_{1}=\text { terminal for external gate input }
$$

$$
4=K_{2}=\text { terminal for external gate input }
$$

$$
5=Q_{2}=\text { output } 2
$$

$$
6=Q_{1}=\text { output } 1
$$

$$
7=A_{1}=\text { trigger input } 1
$$

$$
8=\mathrm{A}_{2}=\text { trigger input } 2
$$

$$
9=\mathrm{N}=\text { supply }-6 \mathrm{~V}
$$

$$
10=\text { not connected }
$$



## Powe: Supply

Termin. $?: \mathrm{V}_{N}=-6 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=0-2.5 \mathrm{~mA} \quad$ Nominal value of the current

Notes - The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=6.3 \mathrm{~V}$.

- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

These data are dependent on the driven circuit, the values given apply to use of the dual pulse logic in conjunction with flip-flops FF3 or FF4.

## Input Signal Requirements

Trigger Input Signal (A terminals)
A positive going voltage step is applied to terminal $A_{1}$ or $A_{2}$ or to both terminals interconnected.

This voltage step passes the pulse gate if it has been opened by an appropriate gate input signal on terminal $\mathrm{G}_{1}\left(\mathrm{G}_{2}\right)$.


Voltage

$$
\begin{aligned}
\mathrm{V}_{\mathrm{AM}} & =\min . \quad-0.7 \mathrm{~V}_{\mathrm{N}} \\
& =\max . \quad-\quad \mathrm{V}_{\mathrm{N}} \\
-\mathrm{V}_{0} & =\min . \quad 0 \quad \mathrm{~V} \\
& =\max . \quad 0.2 \mathrm{~V}
\end{aligned}
$$

$A_{-1}$ or $A_{2} \quad A_{1}$ and $A_{-2}$ interconnected

Required direct current

$$
\mathrm{I}_{\mathrm{AD}}=\min \cdot 0.88 \mathrm{~mA} \min .1 .75 \mathrm{~mA}
$$

Required current during the transient
averaged over: $0.4 \mu \mathrm{~s} \quad \mathrm{I}_{\mathrm{AT}}=\min .5 \quad \mathrm{~mA} \min .6 \quad \mathrm{~mA}$
$0.7 \mu \mathrm{~s}=\min .4 \quad \mathrm{~mA} \min .4 .5 \mathrm{~mA}$

Rise time
Pulse duration

Input noise level

$$
\begin{array}{lll}
t_{r}=\max . & 0.7 \mu \mathrm{~s} \\
t_{1}=\min . & 3 & \mu \mathrm{~s} \\
t_{2} & =\min . & 11 \mu \mathrm{~s}
\end{array}
$$

Gate Input Signal (G terminals)
A d.c.voltage level is applied to terminal $G_{1}\left(G_{2}\right)$.
The trigger input signal (terminal $\mathrm{A}_{1}\left(\mathrm{~A}_{2}\right)$ passes if the corresponding gate is opened by an appropriate gate input signal.
To terminal $K_{1}\left(K_{2}\right)$ external diodes can be connected (in the same sense as diode $D_{3}\left(D_{4}\right)$ ), to provide the corresponding pulse gate with extra condition inputs.

|  | gate open | gate closed |
| :---: | :---: | :---: |
| Voltage | $-V_{G}=\min .0 \quad \mathrm{~V}$ | min. $V_{\text {AM }}$ |
| Required gate current causedby negative transient of $V_{A}$ $\qquad$ | $\begin{aligned} & =\max \cdot 0.2 \mathrm{~V} \\ \mathrm{I}_{\mathrm{GT}} & =\min \cdot 1.75 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \max .-V_{N} \\ & \min . \\ & \hline \end{aligned}$ |
| Required average current during the positive transient of $\mathrm{V}_{\mathrm{G}}$ | $\begin{gathered} \text { to open_gate } \\ { }_{\mathrm{I}}^{\mathrm{GT}}= \\ =\min .1 .6 \mathrm{~mA} \end{gathered}$ | to close gate |
| Gate setting time |  |  |
| when the gate input level changes at random | ${ }^{\dagger}{ }_{G S}=\min .17 . \mu s$ | min. $25 \mu \mathrm{~s}$ |
| when the gate input level changes within $2 \mu$ after the positive going edge of the trigger signal | ${ }^{\dagger}{ }_{G S}=\min .11 \mu \mathrm{~s}$ | $\min .11 \quad \mu \mathrm{~s}$ |

Note: The latter applies to a shift register configuration so that the max. shift frequency is approximately 70 kHz

During triggering the $G$ levels should not be at zero voltage level simultaneously.
The gate setting time is the required waiting time between the last $G$ level change and the positive going edge of the trigger pulse.

## OUTPUT DATA

When used in conjunction with flip-flops FF3 and FF4, the output terminals $\left(Q_{1}\right.$ and $\left.Q_{2}\right)$ are directly connected to the flip-flop d.c. input terminals ( $W_{1}$ and $W_{2}$ ).

## DUAL GATE INVERTER

The 2. GI 1 is to be considered as the back bone of the 1 -Series circuit blocks with which all logic configurations can be realised. Moreover the 2.GI 1 can perform other important functions which are specified below.
The unit 2. GI 1 contains two gate inverter circuits; the terminals W and EG have normally to be interconnected externally. The gating function is obtained by connecting diodes externally to the terminal EG.
The circuit performs a NAND function on the negative high level. The terminals $R_{1}$ and $Q_{1}$ are normally interconnected.
When collector-OR logic is employed, terminal $R_{1}$ can be left floating. The logic operation is performed by connecting both collectors $Q$ to the collector resistor of $\mathrm{TR}_{2}$. Herewith the AND-OR operation can be obtained. Up to four collectors may be interconnected with one collector resistor.
The inverter circuits can also be preceded by a double diode logic configuration to perform the AND-AND as well as the Factored-AND operation. For these applications a VDR, asymmetric type 232257490007 has to be connected externally between the terminals W and EG; the gating diodes are to be connected to terminal EG. Furthermore the following major functions can be realised as well:

- a set-reset flip-flop by cross-connecting the inputs and outputs of both gate inverter circuits via diodes type OA85/OA95, to be mounted externally
- a non-inverting amplifier with increased output loadability
- a relay driver, by interconnecting the two inverter circuits in series.


Drawing symbol

CIRCUIT DATA
Terminal $1=Q_{1}=$ output 1
$2=\mathrm{R}_{1}=$ connection collector resistor
$3=Q_{2}=$ output 2
$4=\mathrm{EG}_{1}=$ extension gate input 1
$5=\mathrm{W}_{1}=\mathrm{d} . \mathrm{c}$. input l
$6=W_{2}=$ d.c. input 2
$7=\mathrm{EG}_{2}=$ extension gate input 2
$8=\mathrm{N} \quad=$ supply -6 V
$9=\mathrm{P} \quad=$ supply +6 V
$10=\mathrm{E} \quad=$ common supply 0 V


Power supply
Terminal 8: $\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%$
$9: V_{P}=+6 \mathrm{~V} \pm 5 \%$
$-\mathrm{I}_{\mathrm{N}}=2$ to 4.2 mA nominal value
$10: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common
$\left.\mathrm{I}_{\mathrm{P}}=0.22 \mathrm{~mA}\right\}$ of the current

Notes - The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{VP}_{\mathrm{P}}=6.3 \mathrm{~V}$.

- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$ and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

DUAL NAND or DUAL NOR


Circuit diagram with interconnections to be made externally

## Input requirements

Input at G:
Transistor conducting
(output level "negative low")
Voltage

Transistor non-conducting
Voltage

$$
\begin{gathered}
\text { (output level "negative high") } \\
-\mathrm{V}_{\mathrm{G}}=\min . \\
\max .
\end{gathered} 0^{0.2 \mathrm{~V}} \mathrm{~V} .
$$

Required direct current

$$
\mathrm{I}_{\mathrm{GD}}=\min . \quad 1 \mathrm{~mA}
$$

Required transient current
averaged over $0.7 \mu \mathrm{~s}$

$$
\mathrm{I}_{\mathrm{GT}}=\min . \quad 3 \mathrm{~mA}
$$

Type of diodes and maximum number connected in parallel at terminals EG: $11 \times$ OA85/OA95.

## Output data

Transistor non-conducting
Voltage
Transistor conducting
Voltage

Available direct current
$R$ connected to $Q$
in collector $-O R$ configuration R not connected to Q
(output level "negative high")
$-\mathrm{V}_{\mathrm{Q}}=$ approx. $\quad \mathrm{V}_{\mathrm{N}}$
(output level "negative low")
$-\mathrm{V}_{\mathrm{Q}}=\min . \quad 0 \mathrm{~V}$
$\max .0 .2 \mathrm{~V}$

| R connected to Q | $\mathrm{I}_{\mathrm{QD}}=\max . \quad 15 \mathrm{~mA}$ |
| :---: | :---: |
| in collector - OR configuration | max. 10 mA |
| R not connected to Q | $\max .11 .3 \mathrm{~mA}$ |

Available transient current averaged over $0.7 \mu \mathrm{~s}$
$R$ connected to Q
R not connected to Q
${ }^{-} \mathrm{Q} \mathrm{QT}=\max . \quad 9.0 \mathrm{~mA}$ $\max .9 .7 \mathrm{~mA}$

Time data


For further data see Table 2, page B48

FACTORED-AND-GI


Circuit diagram with interconnections to be made externally
4 separate GI circuits, each which may have 10 input diodes in parallel, may be driven simultaneously by a gate with 10 diodes in parallel.
A gate resistor between point X and $\mathrm{V}_{\mathrm{N}}$ decreases the rise delay time $\mathrm{t}_{\mathrm{r}}$ (see Time data under AND-AND-GI)

AND-AND-GI


Circuit diagram with interconnections to be made externally
To each EG terminal 25 parallel input diodes may be connected. Each of these input diodes may be driven by a gate with 10 input diodes in parallel.
A gate resistor between points X and $\mathrm{V}_{\mathrm{N}}$ decreases the rise delay time $\mathrm{t}_{\mathrm{rd}}$ (see Time data)

## Input requirements

Input at terminals $\mathrm{W}_{\mathrm{X}}$ :
Transistor conducting (all terminals $\mathrm{W}_{\mathrm{X}}$ at "negative high" level)
Voltage

$$
-\mathrm{V}_{\mathrm{WX}}=\underset{\min .}{ } \quad \begin{array}{r}
-0.7 \mathrm{~V}_{\mathrm{N}} \\
\max .
\end{array} \quad-\mathrm{V}_{\mathrm{N}}
$$

Transistor non-conducting (one of the terminals $\mathrm{W}_{\mathrm{X}}$ at " 0 " V level)
Voltage

$$
-\mathrm{V}_{\mathrm{WX}}=\underset{\min .}{ } \begin{array}{rr}
0 \mathrm{~V} \\
\max . & 0.2 \mathrm{~V}
\end{array}
$$

Required direct current
Sum of GI d.c. input currents ${ }^{1}$ )
Required transient current averaged over $0.7 \mu \mathrm{~s}$

Sum of GI transient input currents 2)

[^16]
## Output data

Transistor non-conducting
Voltage
Transistor conducting
Voltage

Available direct current
in collector - OR configuration
Available transient current averaged over $0.7 \mu \mathrm{~s}$
(output level "negative high")
$-\mathrm{V}_{\mathrm{Q}}=$ approx. $\quad \mathrm{V}_{\mathrm{N}}$
(output level "negative low")
$-\mathrm{V}_{\mathrm{Q}}=\min . \begin{array}{rr}0 \mathrm{~V} \\ & \max . \\ 0.2 \mathrm{~V}\end{array}$
$\mathrm{I}_{\mathrm{QD}}=\max . \quad 8 \mathrm{~mA}$ max. 4.5 mA
${ }^{-} \mathrm{I}_{\mathrm{QT}}=\max . \quad 4.5 \mathrm{~mA}$


For further data see Table 2, page B48.


AND-AND-GI-GI


Circuit diagram with interconnections to be made externally
When AND-AND or Factored-AND is employed and $Q_{2}$ is connected to $\mathrm{EG}_{1}$ an increased loadability can be obtained from $\mathrm{Q}_{1}$. The output voltage at $\mathrm{Q}_{1}$ is not inverted with respect to the input voltage at $\mathrm{W}_{\mathrm{X}}$.
A gate resistor between points X and $\mathrm{V}_{\mathrm{N}}$ decreases the fall delay time $\mathrm{t}_{\mathrm{fd}}$ (see Time data).

## Input requirements

See preceding paragraph.
Output data
Output $\mathrm{Q}_{1}$

Transistor non-conducting
Voltage
Transistor conducting
Voltage

Available direct current
Available transient current averaged over $0.7 \mu \mathrm{~s}$
(output level "negative high')
$-\mathrm{V}_{\mathrm{Q}_{1}}=$ approx. $\quad \mathrm{V}_{\mathrm{N}}$
(output level "negative low')
$-\mathrm{V}_{\mathrm{Q}_{1}}=\min . \quad \begin{array}{lll}\max . & 0.2 & \mathrm{~V}\end{array}$
$-\mathrm{I}_{\mathrm{Q}_{1} \mathrm{D}}=\max .25 \mathrm{~mA}$
$-\mathrm{I}_{\mathrm{Q}_{1} \mathrm{~T}}=\max .22 .5 \mathrm{~mA}$

Time data


For further data see Table 2, page B48.


AND-OR-GI (1)


Used where long switching delays can be tolerated.
Input requirements
See DUAL NAND or DUAL NOR.
Output data
See AND-AND-GI and Table 1, page B47.
For time data see Table 2, page B48.

AND-OR-GI (2)


Used where short delays are essential.

## Input data

See DUAL NAND or DUAL NOR.

## Output data

See AND-AND-GI and Table 1, page B47.
Time data


For further data see Table 2, page B48.


AND-OR-GI-GI (1)


Circuit diagram with interconnections to be made externally
Used where long switching delays are tolerated.
Input requirements
See DUAL NAND or DUAL NOR.

## Output data

See AND-AND-GI-GI.

## Time data



For further data see Table 2, page B48.
AND-OR-GI-GI (2)


Circuit diagram with interconnections to be made externally
Used where short delays are essential.
Input requirements
See DUAL NAND or DUAL NOR.

Output data
See AND-AND-GI-GI.

## Time data



For further data see Table 2, page B48.


SET-RESET FLIP-FLOP


Circuit diagram with interconnections to be made externally

Upon application of the " 0 " V level to one of the diode inputs, the corresponding output Q resumes the "negative high" level, and the other output the " 0 " V level. The "negative high" level applied to an input is inoperative.

Input requirements
Input at G:
Transistor conducting
(output level "negative low")

Voltage
$-\mathrm{V}_{\mathrm{G}}=\underset{\min .}{\max .} \quad-0.7 \quad \mathrm{~V}_{\mathrm{N}}$
(output level "negative high")
$-\mathrm{V}_{\mathrm{G}}=\min .0 \quad \mathrm{~V}$
$\max$. 0.2 V
$I_{G D}=\min . \quad 1 \mathrm{~mA}$
Required transient current averaged over $0.7 \mu \mathrm{~s}$

$$
\mathrm{I}_{\mathrm{GT}}=\min . \quad 3 \mathrm{~mA}
$$

Type of diodes and maximum number connected in parallel at terminal EG: 10 x OA85/OA95.

## Output data

Transistor non-conducting
Voltage
Transistor conducting Voltage

Available direct current
Available transient current averaged over $0.7 \mu \mathrm{~s}$

$$
\begin{aligned}
& \text { (output level "negative high") } \\
& \begin{aligned}
-\mathrm{V}_{\mathrm{Q}} & =\text { approx. }
\end{aligned} \mathrm{V}_{\mathrm{N}} \\
& \begin{array}{rlrl}
\text { (output level "negative low") } \\
-\mathrm{V}_{\mathrm{Q}} & =\min . & 0 & \mathrm{~V} \\
& \max . & 0.2 & \mathrm{~V} \\
-\mathrm{I}_{\mathrm{QD}} & =\max . & 9 & \mathrm{~mA} \\
-\mathrm{I}_{\mathrm{QT}} & =\max . & 9 & \mathrm{~mA}
\end{array}
\end{aligned}
$$

Time data

$t_{r d}=$ typ. $0.5 \mu \mathrm{~s}$ (delay from $G_{2}$ to $Q_{1}$, or $G_{1}$ to $Q_{2}$, with a square wave input signal)
$\mathrm{t}_{\mathrm{r}}=\max .0 .7 \mu \mathrm{~s}$ (at maximum transient load e.g. $3 \times \mathrm{GIl}$ or $2 \mathrm{FF} 3 / \mathrm{FF} 4$ )
$=\max .1 .5 \mu \mathrm{~s}$ (loaded with 9 x GII)
$\mathrm{t}_{\mathrm{O}}=\min . \quad 2 \mu \mathrm{~s}$

NON-INVERTING AMPLIFIER or RELAY DRIVER


Circuit diagram with interconnections to be made externally
When used as non-inverting amplifier an external resistor $\mathrm{R}_{\mathrm{y}}=2.2 \mathrm{k} \Omega \pm 2 \%$ is needed between $\mathrm{Q}_{1}$ and $\mathrm{V}_{\mathrm{N}}$.
Input requirements
Input at G:
Output transistor non-conducting (output level "negative high") Voltage

Transistor conducting

$$
\begin{aligned}
&-\mathrm{V}_{\mathrm{G}}= \min . \\
& \max . \\
& 0.7 \mathrm{~V}_{\mathrm{N}} \\
&-\mathrm{V}_{\mathrm{N}}
\end{aligned}
$$

Voltage

Required direct current
(output level "negative low")
$-\mathrm{V}_{\mathrm{G}}=\min . \quad 0 \quad \mathrm{~V}$
$I_{G D}=\min . \quad 1 \quad \mathrm{~mA}$

Required transient current averaged over $0.7 \mu \mathrm{~s}$

$$
\mathrm{I}_{\mathrm{GT}}=\min . \quad 3 \mathrm{~mA}
$$

Type of diodes and maximum number connected in parallel at terminal EG:
11 x OA85/OA95.

Output data (as non-inverting amplifier)
Output $\mathrm{Q}_{1}$ :

Transistor non-conducting
Voltage
Transistor conducting Voltage

Available direct current
Available transient current averaged over $0.7 \mu \mathrm{~s}$
(output level "negative high")
$-\mathrm{V}_{\mathrm{Q}_{1}}=$ approx. $\quad \mathrm{V}_{\mathrm{N}}$
(output level "negative low')
$-\mathrm{V}_{\mathrm{Q}_{1}}=\min .0 \begin{array}{ll}\max . & 0.2 \\ \mathrm{~V}\end{array}$
$-\mathrm{I}_{\mathrm{Q}_{1} \mathrm{D}}=\max . \quad 40 \mathrm{~mA}$
$-\mathrm{I}_{\mathrm{Q}_{1} \mathrm{~T}}=\max . \quad 27 \mathrm{~mA}$

## Time data



For further data see Table 2, page B48.


Output data (as relay driver)
Output $\mathrm{Q}_{1}$ :
Transistor non-conducting
(output level "negative high")
Voltage
Transistor conducting Voltage

Available direct current
$-\mathrm{V}_{\mathrm{Q}_{1}}=$ abs. $\max .15 \mathrm{~V}$
(output level "negative low")
$-\mathrm{V}_{\mathrm{Q}_{1}}=\min . \quad 0 \quad \mathrm{~V}$
$-\mathrm{I}_{\mathrm{Q}_{1} \mathrm{D}}=\max . \quad 65 \mathrm{~mA}$

## SURVEY OF OUTPUT DATA

Table 1

| applied configuration | preceded by |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | AND |  | $\begin{aligned} & \text { AND-AND } \\ & \text { Factored-AND } \\ & \text { AND-OR (1) } \\ & \text { AND-OR (2) } \end{aligned}$ |  |
|  | $\begin{aligned} & -\mathrm{I} \mathrm{QD} \\ & (\mathrm{~mA}) \end{aligned}$ | $\begin{aligned} & -\mathrm{I}_{\mathrm{QT}} \\ & (\mathrm{~mA}) \end{aligned}$ | $\begin{aligned} & -\mathrm{I} \mathrm{QD} \\ & (\mathrm{~mA}) \end{aligned}$ | $\begin{aligned} & -\mathrm{I}_{\mathrm{QT}} \\ & (\mathrm{~mA}) \end{aligned}$ |
| GI | 15 | 9 | 8 | 4.5 |
| GI-collector-OR | 10 | 9 | 4.5 | 4.5 |
| GI-GI | 25 | 22.5 | 25 | 22.5 |
| non-inverting amplifier | 40 | 27 | 40 | 27 |

SURVEY OF TIME DATA

| applied configuration | preceded by | $\mathrm{t}_{\mathrm{fd}}$, typical values ( $\mu \mathrm{s}$ ) |  | $t_{\text {rd }}$, typical values ( $\mu \mathrm{s}$ ) |  | $\mathrm{t}_{\mathrm{r}} \max (\mu \mathrm{s})$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | at maximum d.c. load | at maximum transient load |
| GI | AND | 0. |  |  |  | 0. |  | 1.5 | 1.5 |
|  | AND-AND <br> Factored-AND | 0.3 |  | with gate resistor | $\left(0.2+2 \mathrm{C}_{\mathrm{W}}\right)$ | 1.5 | 1.5 |
|  |  |  |  | without gate resistor | $\left(0.2+4 \mathrm{C}_{\mathrm{W}}\right)$ |  |  |
|  | AND-OR (1) | (2.5+0.4 n) |  | 0.2 |  | 1.5 | 1.5 |
|  | AND-OR (2) | $\left(0.25+8 \mathrm{C}_{\mathrm{W}}\right)$ |  | 0.3 |  | 1.5 | 1.5 |
| GI-collector-OR | AND | 0. |  | 0.2 |  | 1.5 | 1.5 |
|  | AND-AND <br> Factored-AND | 0.3 |  | with gate resistor | $\left(0.2+2 \mathrm{C}_{\mathrm{W}}\right)$ | 1.5 | 1.5 |
|  |  |  |  | without gate resistor | $\left(0.2+4 \mathrm{C}_{\mathrm{W}}\right)$ |  |  |
| GI-GI | AND | 0.5 |  | 0.4 |  | 1.5 | 1.5 |
|  | AND-AND <br> Factored-AND | with gate resistor | $\left(0.52+2.5 \mathrm{C}_{\mathrm{W}}\right)$ | 0.3 |  | 1.5 | 1.5 |
|  |  | without gate resistor | $\left(0.52+4 \mathrm{C}_{\mathrm{W}}\right)$ |  |  |  |  |
|  | AND-OR (1) | 0. |  | (3+0.4 | $4 \mathrm{n})$ | 1.5 | 1.5 |
|  | AND-OR (2) | 0. |  | (0.3+8 | $8 \mathrm{C}_{\mathrm{W}}$ ) | 1.5 | 1.5 |
| non-inverting amplifier | AND | 0. |  | 0.3 |  | 1.5 | 1.5 |
|  | AND-AND <br> Factored-AND | with gate resistor | $\left(0.7+3.3 \mathrm{C}_{\mathrm{w}}\right)$ | 0.3 |  | 1.5 | 1.5 |
|  |  | without gate resistor | $\left(0.7+5 \mathrm{C}_{\mathrm{W}}\right)$ |  |  |  |  |
|  | AND-OR (1) | 0.6 |  | (3+0.4 | $4 \mathrm{n})$ | 1.5 | 1.5 |
|  | AND-OR (2) | 0.7 |  | $\left(0.3+8 \mathrm{C}_{\mathrm{W}}\right)$ |  | 1.5 | 1.5 |

[^17]
## PULSE SHAPER

Colour : green
This unit contains a Schmitt trigger followed by an inverter amplifier. An input signal of a magnitude exceeding the thresholds (tripping levels) of the unit, is re-shaped and inverted into the standard d.c. level at the output. The output voltage transients are short and suitable for driving other circuit blocks at their trigger inputs (A).

The terminals $\mathrm{A}, \mathrm{W}, \mathrm{X}_{1}$ and $\mathrm{X}_{2}$ are provided in order to be able to use the PS 2 for the following purposes:

- as a pulse shaper, driven by an external source
- as a relaxation oscillator
- as a crystal controlled oscillator
- as a pulse shaper, driven by circuit blocks of the 100 kHz or 1 -Series.

In the last application the number of inputs can be increased by connecting diodes type AAY $21 / \mathrm{OA} 85 / \mathrm{OA} 95$ to the externally interconnected terminals A and W. The maximum number of diodes is 10 .

Pulse repetition frequency range : 0 to 100 kHz
Ambient temperature range : -20 to $+60{ }^{\circ} \mathrm{C}$
Weight : approx. 20 g

drawing symbol

## CIRCUIT DATA

Terminal $1=A=$ to be interconnected with terminal 2 for internal driving purposes
$2=W=$ input
$3=$ not connected
$4=X_{1}=$ internally connected
$5=\mathrm{E}=$ common supply 0 V (interconnected with terminal 10 )
$6=\mathrm{Q}=$ output
$7=X_{2}=$ internally connected
$8=\mathrm{N}=$ supply -6 V
$9=\mathrm{P}=$ supply +6 V
$10=\mathrm{E}=$ common supply $0 \cdot \mathrm{~V}$


Circuit diagram
Power supply
Terminal $8=\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=3.2-7.5 \mathrm{~mA}$ nominal value $\left.9=V_{P}=+6 \mathrm{~V} \pm 5 \%, \quad I_{P}=0.19 \mathrm{~mA} \quad\right\}$ of the current $10=\mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common

## Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=+6.3 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Unit driven by a non-standard circuit (external source)
Internal resistance $\left(\mathrm{R}_{\mathrm{i}}\right)$ of the driving

$$
\text { circuit } \quad \mathrm{R}_{\mathrm{i}}=\max .12 \mathrm{k} \Omega\left(\mathrm{~T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C}\right)
$$

$$
\mathrm{R}_{\mathrm{i}}=\max .8 \mathrm{k} \Omega\left(\mathrm{~T}_{\mathrm{amb}}=\min .-20^{\circ} \mathrm{C}\right)
$$

Input voltage to be applied to terminal W :
ON threshold (transistor $\mathrm{TR}_{3}$ conducting)

|  | operating |  | limiting value |
| :--- | :--- | :--- | :--- |
| Voltage | $-\mathrm{V}_{\mathrm{W}}=$ | min. $-0.4 \mathrm{~V}_{\mathrm{N}}$ |  |
| Current | $-\mathrm{I}_{\mathrm{W}}=-7.5 \mathrm{~V}$ |  |  |
|  |  | max. 0.1 mA |  |

OFF threshold (transistor $\mathrm{TR}_{3}$ non-conducting)

|  |  | operating | $\frac{\text { limiting value }}{=-10 \mathrm{~V}}$ |
| ---: | :--- | ---: | :--- |
| Voltage | $-\mathrm{V}_{\mathrm{W}}=$ | max. $-0.17 \mathrm{~V}_{\mathrm{N}}$ |  |
| Current | $\mathrm{I}_{\mathrm{W}}=$ | $\max .0 .05 \mathrm{~mA}$ |  |
|  | $\left(\right.$ at $\left.-\mathrm{V}_{\mathrm{W}}=0.2 \mathrm{~V}\right)$ |  |  |
| $=$ | $\max . \quad 0.1 \mathrm{~mA}$ |  |  |
|  | $\left(\right.$ at $\left.\mathrm{V}_{\mathrm{W}}=10 \mathrm{~V}\right)$ |  |  |

Hysteresis (difference between ON and OFF tripping levels)


The hysteresis is affected by the internal resistance ( $\mathrm{R}_{\mathrm{i}}$ ) of the driving circuit (external source). The relation is given by the following formula:

$$
\begin{aligned}
& \frac{\mathrm{T}_{\mathrm{amb}}=\min \cdot 0^{\circ} \mathrm{C}}{\min \cdot\left(0.07 \mathrm{~V}_{\mathrm{N}}-0.033 \mathrm{R}_{\mathrm{i}}\right)} & \Delta \mathrm{V}_{\mathrm{i}} & =\frac{\mathrm{T}_{\mathrm{amb}}=\min \cdot-20^{\circ} \mathrm{C}}{\left.\min \cdot 0.07 \mathrm{~V}_{\mathrm{N}}-0.05 \mathrm{R}_{\mathrm{i}}\right)} \\
\Delta \mathrm{V}_{\mathrm{i}} & =\frac{\Delta \mathrm{V}_{\mathrm{i}}}{1+0.057 \mathrm{R}_{\mathrm{i}}} & \Delta \mathrm{~V}_{\mathrm{B}} & =\frac{\Delta \mathrm{V}_{\mathrm{i}}}{1+0.071 \mathrm{R}_{\mathrm{i}}}
\end{aligned}
$$

$$
\text { ( } \mathrm{R}_{\mathrm{i}} \text { in } \mathrm{k} \Omega \text { and } \mathrm{V} \text { in volt) }
$$

Unit driven by circuit blocks of the 1-Series


For this operation terminal A has to be connected to terminal W and the input voltage $\mathrm{V}_{\mathrm{G}}$ has to be applied via a diode, type AAY 21/OA 85/OA 95. The maximum number of parallel diodes is 10 .

Transistor TR3 conducting (output level "negative low")
Voltage

$$
\begin{aligned}
& =\max \cdot-\mathrm{V}_{\mathrm{N}} \\
-\mathrm{V}_{\mathrm{G}} & =\min \cdot-0.7 \mathrm{~V}_{\mathrm{N}}
\end{aligned}
$$

Transistor $\mathrm{TR}_{3}$ non-conducting (output level "negative high")

| Voltage | $\begin{aligned} & \\ &-\mathrm{V}_{\mathrm{G}}=\min . \\ &=\max .\end{aligned}$ | 0 V 0.2 V |
| :---: | :---: | :---: |
| Required direct current | $\mathrm{I}_{\mathrm{GD}}=\max$. | 0.7 mA |
| Required transient current averaged over $0.4 \mu \mathrm{~s}$ averaged over $0.7 \mu \mathrm{~s}$ | $\begin{aligned} \mathrm{I}_{\mathrm{GT}} & =\max . \\ & =\max . \end{aligned}$ | $\begin{gathered} 1.1 \mathrm{~mA} \\ 0.75 \mathrm{~mA} \end{gathered}$ |

## OUTPUT DATA

Transistor TR3 conducting (output level "negative low")

Voltage
Available direct current

$$
\begin{array}{rlr} 
& =\max . & 0.2 \mathrm{~V} \\
-\mathrm{V}_{\mathrm{Q}} & =\min . & 0 \mathrm{~V}
\end{array}
$$

$$
-\mathrm{I}_{\mathrm{QD}}=\max . \quad 20 \mathrm{~mA}
$$

Available transient current averaged over $0.4 \mu \mathrm{~s}$

$$
-\mathrm{I}_{\mathrm{QT}}=\max . \quad 8 \mathrm{~mA}
$$ averaged over $0.7 \mu \mathrm{~s}$

$$
=\max \cdot 13.7 \mathrm{~mA}
$$

Transistor TR 3 non-conducting (output level "negative high")
Voltage
Current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{Q}}= & \max \cdot \mathrm{V}_{\mathrm{N}} \\
\mathrm{I}_{\mathrm{QD}}= & \max \cdot 0.65 \mathrm{~mA} \\
& \left(\text { at } \mathrm{V}_{\mathrm{Q}}=0.7 \mathrm{~V}_{\mathrm{N}}\right)
\end{aligned}
$$

Switching and delay times (when unit is used in combination with 1-Series circuit blocks)
A square wave input signal is assumed with an amplitude of min. $-0.7 \mathrm{~V}_{\mathrm{N}}$


Unit fully loaded
Rise delay
Fall delay
Fall time

$$
\begin{aligned}
\mathrm{t}_{\mathrm{rd}} & =\max \cdot 0.7 \mu \mathrm{~s} \\
\mathrm{t}_{\mathrm{fd}} & =\max \cdot 1.2 \mu \mathrm{~s} \\
\mathrm{t}_{\mathrm{f}} & =\max \cdot 0.7 \mu \mathrm{~s}
\end{aligned}
$$

## Note

- If for a particular application a capacitor is required between terminal W (2) and earth, use should be made of terminal 5 in order to avoid noise on the common earth point which could disturb the proper operation of the unit.


## POSITIVE RESET UNIT

Colour: blue

This unit is intended for resetting purposes of flip-flops FF 1, FF 2, FF 3 and FF 4. When a "negative low" level is applied to the input terminal (W), the unit produces a positive reset signal at its output terminal $(Q)$. The time, that the reset level will be present, is determined by the driving circuit.
In general a reset time of maximum $2 \mu$ s per flip-flop is required when a chain of flip-flops is to be reset.
Up to 15 flip-flops can be reset without external interconnections. By interconnecting the terminals $A$ and $P$ the maximum number of flip-flops that can be reset is 30 ; by interconnecting the terminals B and P maximum 40 flip-flops can be reset simultaneously.

To reset a flip-flop the output terminal $(Q)$ of the PR1 has to be connected to an input terminal (W) of a flip-flop via a diode OA 85 or OA 95 (anode to Q).
Ambient-temperature range
Weight
-20 to $+60^{\circ} \mathrm{C}$
approx. 20 g


Drawing symbol

## CIRCUIT DATA

Terminal $1=$ not connected
$2=\mathrm{W}=$ input
$3=\mathrm{A}=$ to be interconnected with terminal 4 for resetting maximum 30 flip-flops
$4=\mathrm{P}=$ supply +6 V (internally connected to terminal 9)
$5=\mathrm{B}=$ to be interconnected with terminal 4 for resetting maximum 40 flip-flops
$6=\mathrm{Q}=$ output
$7=$ not connected
$8=\mathrm{N}=$ supply -6 V
$9=P=$ supply +6 V
$10=\mathrm{E}=$ common supply 0 V


Circuit diagram

## Power supply

Voltages
Terminal 8: $\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%$
$9: V_{P}=+6 \mathrm{~V} \pm 5 \%$
$10: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common
Currents (at nominal voltage)

IN
W-input at " 1 " level
W-input at "0" level
$-3.5 \mathrm{~mA}$
$-7.5 \mathrm{~mA}$

IP
1.1 mA
see diagram on next page.


## Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=+6.3 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Input signal (W-terminal)
A "negative low" level applied to the input terminal (W) produces a positive reset signal at the output terminal $(\mathrm{Q})$.

## Transistor TR2 conducting (reset condition)

Voltage
limiting value
Required direct current
Required transient current averaged over $0.7 \mu \mathrm{~s}$

Transistor TR2 non-conducting
Voltage

$$
\begin{array}{rlrl} 
& =\min . & 0 & \mathrm{~V} \\
-\mathrm{V}_{\mathrm{W}} & =\max . & 0.2 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{W}} & =\max . & 6.5 \mathrm{~V} \\
I_{W D} & =\min . & 0.1 \mathrm{~mA}
\end{array}
$$

$$
\mathrm{I}_{\mathrm{WT}}=\min .0 .08 \mathrm{~mA}
$$

$$
\begin{aligned}
& =\min . & 0.7 \mathrm{~V}_{\mathrm{N}} \\
-\mathrm{V}_{\mathrm{W}} & =\max . & \mathrm{V}_{\mathrm{N}}
\end{aligned}
$$

## OUTPUT DATA

Transistor,TR2 conducting (reset condition)
Voltage
Available direct current
A and P interconnected
$B$ and $P$ interconnected
Transistor TR2 non-conducting
Voltage

$$
\begin{aligned}
&-\mathrm{V}_{\mathrm{Q}}=\min .0 .5 \mathrm{~V} \\
& \mathrm{Vax} . \\
& \mathrm{V}_{\mathrm{N}}
\end{aligned}
$$

ONE-SHOT MULTIVIBRATOR

## Colour: green

The unit OS2 contains a monostable multivibrator circuit equipped with mediumspeed switching type transistors.
When a positive-going voltage step is applied to terminal $A$, the circuit generates a pulse at the Q-terminals.
The duration of the output pulse is determined by the value of:
(a) the external capacitance parallel to $\mathrm{C}_{1}$ between the terminals K and L (for pulses longer than the intrinsic value);
(b) the external resistance between the terminals $Q_{1}$ and $W$ (for pulses shorter than the intrinsic value).

Frequency range
$0-100 \mathrm{kHz}$
Permissible ambient temperature Weight
-20 to $+60^{\circ} \mathrm{C}$ approx. 20 g


Drawing symbol

## CIRCUIT DATA



## Terminals

$$
\begin{array}{ll}
1=Q_{1}=\text { output } 1 & 6=L=\text { for external capacitor } \\
2=Q_{2}=\text { output } 2 & 7=A=\text { trigger input } \\
3=W=\text { d.c. input } & 8=N=\text { supply }(-6 \mathrm{~V}) \\
4=K=\text { for external capacitor } & 9=P=\text { supply }(+6 \mathrm{~V}) \\
5=\text { not connected } & 10=E=\text { common of supply }(0 \mathrm{~V})
\end{array}
$$

## Power supply

$$
\begin{array}{lll}
8: V_{N}=-6 \mathrm{~V} \pm 5 \%, & -I_{N}=8.8 \mathrm{~mA} \\
9: V_{P}=+6 \mathrm{~V} \pm 5 \%, & I_{P}=0.4 \mathrm{~mA} \quad \text { nominal value } \\
10: V_{E}=0 \mathrm{~V} \text { common } &
\end{array}
$$

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $V N=-5.7 \mathrm{~V}$ and $V_{P}=6.3 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT REQUIREMENTS

Trigger input signal (A terminal)
A positive-going voltage pulse is applied to terminal A. The leading edge of this voltage pulse drives by means of the transistor $T_{1}$ the transistor $T_{2}$ into the conducting, and the transistor $T_{3}$ into the non-conducting state.


Voltage levels

$$
\begin{array}{rlrl}
\mathrm{V}_{\mathrm{AM}} & =\min . & -0.7 \quad \mathrm{~V}_{\mathrm{N}} \\
& =\max . & & -\mathrm{V}_{\mathrm{N}} \\
-\mathrm{V}_{0} & =\min . & 0 & \mathrm{~V} \\
& =\max . & 0.2 \mathrm{~V}
\end{array}
$$

Required current during the transient
averaged over: $0.4 \mu \mathrm{~s}$
$\begin{array}{rlll}\mathrm{I}_{\mathrm{AT}} & =\min . & 2.4 & \mathrm{~mA} \\ & =\min . & 1.4 & \mathrm{~mA} \\ \mathrm{I}_{\mathrm{AD}} & =\min . & 1.3 & \mathrm{~mA}\end{array}$
Required direct current 1)
Rise time
without external capacitor
${ }^{\dagger}{ }_{r}=\max . \quad 0.4 \mu \mathrm{~s}$
with a capacitor of min .200 pF
between terminals K and L
$t_{r}=\max . \quad 0.7 \mu \mathrm{~s}$
Duration of driving pulse
Recovery time
${ }^{\dagger}{ }_{1}=\min . \quad 1 \quad \mu \mathrm{~s}$
$\left.{ }^{\dagger} 2=\min .6 \quad \mu \mathrm{~s}^{2}\right)$
when the duration of the output
pulse ( ${ }_{\mathrm{o}}$ ) exceeds $7.5 \mu \mathrm{~s}$
$t_{2}=\min$.
$0.8 \dagger_{0}{ }^{2}$ )
Input noise level
$V_{n}=\max . \quad 1 \quad V$ peak to peak

## OUTPUT DATA

Voltages and currents

Transistor conducting
Voltage
Available direct current

$$
\begin{aligned}
& \text { Output } Q_{1} \\
& -V_{Q}=\max . \quad 0.2 \mathrm{~V} \quad \max . \quad 0.2 \mathrm{~V} \\
& { }^{-1} Q_{Q D}=\max . \quad 18 \mathrm{~mA} \quad \max . \quad 6 \mathrm{~mA}
\end{aligned}
$$

Available current during the transient

## Transistor non-conducting

Voltage
Available direct current

$$
\begin{array}{rlrlr}
{ }^{-1} \mathrm{QT} & =\max . & & 19 \mathrm{~mA} & \max . \\
& =\max . & & 25 \mathrm{~mA} & \max . \\
& 21 \mathrm{~mA}
\end{array}
$$

| ${\text { Output } Q_{1}}$ | Output $_{2}$ |  |
| ---: | :--- | :--- |
| $-V_{Q}$ | $=\min \cdot-0.7 \mathrm{~V}$ | $\min \cdot-0.7 \mathrm{~V}_{\mathrm{N}}$ |
| $I_{Q D}$ | $=\max . \quad 0.7 \mathrm{~mA}$ | $\max \cdot 0.25 \mathrm{~mA}$ |

[^18]
## Switching and delay times

These data refer to an input signal as specified under "Input Data".


Unit unloaded
Rise delay
Rise time
Fall delay
Fall time

## Output ${ }_{1}$

${ }^{\dagger}{ }_{\text {rd }}=$
${ }^{\dagger}{ }_{r}=\max . \quad 0.2 \mu \mathrm{~s}$
${ }_{\mathrm{fd}}={ }_{\mathrm{fA}}+\max .0 .5 \mu \mathrm{~s}$
$\dagger_{f}=\max . \quad 0.4 \mu \mathrm{~s}$

Output $Q_{2}$
${ }^{\dagger}{ }_{r A}+\max .0 .4 \mu \mathrm{~s}$
$\max \quad 0.2 \mu \mathrm{~s}$
$\max$.
$3 \mu s$

Duration of the output pulse

## Unit unloaded

Intrinsic value
With resistor of $12 \mathrm{k} \Omega{ }^{1}$ )
between terminals $Q_{1}$ and $W \quad t_{0}=\max .2 \mu s$
With a capacitor between terminals $K$ and $L$, at an ambient temperature of $25^{\circ} \mathrm{C}$ and supply voltages $\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V}$ and $V_{P}=+6 \mathrm{~V}$, see figure given below.

For larger capacitances $\log t$ is proportionate to $\log C$.

1) minimum permissible value


Stability of pulse duration
A variation of the supply voltage $\mathrm{V}_{\mathrm{N}}$ of $5 \%$ varies the pulse duration by less than $1 \%$ in the same direction.

The influence of a variation of the supply voltage $V_{p}$ of $5 \%$ is negligible. An increase in ambient temperature by $1^{\circ} \mathrm{C}$ gives a reduction of the pulse duration of less than $0.5 \%$ and vice versa.

Note. In case an electrolytic capacitor is used for $C_{\text {ext }}$ care should be taken that its + terminal is connected to terminal 6 .

# PULSE DRIVER 

Colour: green

The unit PD1 contains a monostable multivibrator with a built-in trigger gate. It is mainly intended as a clock source, delivering trigger pulses for a great number of flip-flops FF1, FF2, FF3, and FF4 or as a counter driver.
The trigger gate can be controlled by a d.c. voltage level applied to terminal $G$. The number of condition inputs can be extended with the aid of external diodes OA85/OA95 at the extension input E.G.
When a positive-going voltage step is applied to terminal $A$, the unit generates a pulse at the output $(Q)$-terminal, provided the gate is open.
The duration of the output pulse can be increased by means of an external capacitor between the terminals K and L (for pulses longer than the intrinsic value, e.g. necessary when driving a FF4 or 2PL2).
For mounting in the chassis 432202638240 a printed-wiring board PDA 1, catalogue number 432202634710 , is available. On this standard printedwiring board up to four PD l's can be mounted (see section "ACCESSORIES FOR CIRCUIT BLOCKS l-SERIES").

Frequency range
Permissible ambient temperature
Weight
: see INPUT DATA
: -20 to $+60^{\circ} \mathrm{C}$
: approx. 20 g


Drawing symbol


## CIRCUIT DATA

Terminal $1=A=$ trigger input $\quad \sigma=L=$ for external capacitor
$2=G=$ gate input $\quad 7=Q=$ output
$3=\mathrm{K}=$ for external capacitor $\quad 8=\mathrm{N}=$ supply -6 V
$4=W=$ d.c. input $\quad 9=P=$ supply +6 V
$5=\mathrm{EG}=$ extension gate input $\quad 10=\mathrm{E}=$ common supply 0 V
Power supply
Terminal 8: $\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=26 \mathrm{~mA}$ ( $\mathrm{T}_{1}$ conducting)
9: $V_{P}=+6 V \pm 5 \%, I_{P}=0.4 \mathrm{~mA}$
10: $V_{E}=0 \mathrm{~V}$ cōmmon

Notes - The data given apply to the most adverse supply voltages for a combination of units, namely $V_{N}=-5.7 \mathrm{~V}$ and $V_{P}=6.3 \mathrm{~V}$.

- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

## Input Signal Requirements

Trigger Input Signal (A terminal)
A positive-going voltage step is applied to input terminal $A$. This voltage step generates a pulse at the output $Q$ if the gate has been opened by an appropriate gate input signal on terminal $G$.


Voltage

$$
\begin{aligned}
\mathrm{V}_{\mathrm{AM}} & =\min . & -0.7 \mathrm{~V}_{\mathrm{N}} \\
& =\max .- & \mathrm{V}_{\mathrm{N}} \\
-\mathrm{V}_{0} & =\min . & 0 \mathrm{~V} \\
& =\max . & 0.2 \mathrm{~V}
\end{aligned}
$$

Required direct current
Required average current during the transient

Rise time
Pulse duration
Recovery time

Note

## Input Impedance:

Equivalent to a capacitance of 500 pF .
Gate Input Signals (G-terminals)
A d.c. voltage level is applied to terminal G. A "negative low" voltage opens the gate.

## Gate open

Voltage

Required gate current caused by negative transient of $V_{A}$
Required average current during the positive transient of $V_{G}$

## Gate Setting Times:

When the gate changes at random:
 capacitor of 1000 pF between K and L
${ }^{\prime}{ }_{A D}=\min . \quad 1.7 \mathrm{~mA}$
$\mathrm{I}_{\mathrm{AT}}=\min . \quad 1.5 \mathrm{~mA}$ (practically independent of rise time)
$t_{\mathrm{r}}=\max .0 .7 \mu \mathrm{~s}$
${ }^{\dagger}{ }_{1}=\min . \quad 1 \quad \mu \mathrm{~s}$
$\dagger_{2}=\min . \quad 6 \mu \mathrm{~s}$ (without external capacitor)
$t_{2}=\min _{\text {(with } C_{E X T}} 11 \stackrel{\mu}{=} 1000 \mathrm{pF}$ between terminals K and L )

Type of diodes and maximum number to be connected in parallel at terminal K :
$6 \times$ OA85/OA95.

When the gate level changes within $1 \mu \mathrm{~s}$ after the positive going edge of the trigger signal:

## to open gate

to close gate

| Without external <br> capacitor | $=\min .6$ | $\mu \mathrm{~s}$ | 0 |
| :--- | :--- | :--- | :--- | :--- |
| With external | $=\min .11$ | $\mu \mathrm{~s}$ | 0 | capacitor of 1000 pF between $K$ and $L$

Notes - The gate setting time is the time the gate $(G)$-signal shall be present in advance to open the gate for the trigger (A) -signal.

- The absolute maximum value of the external capacitor is 1000 pF .
- Type of diodes and maximum number to be connected in parallel at terminal EG: $6 \times$ OA85/OA95.

W-terminal (base connection transistor T1):
Transistor TI non-conducting:

Voltage
limiting value
$V_{W}=\min . \quad 0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{W}}=\max .2 .5 \mathrm{~V}$
These voltages may be applied for max. $5 \mu \mathrm{~s}$ and a max. freq. of 100 kHz

Transistor TL conducting:
Current (limiting value)

$$
\begin{aligned}
& -I_{W}=\max .2 \mathrm{~mA} \\
& \left(a t-V_{W}=\max \cdot 0.5 \mathrm{~V}\right)
\end{aligned}
$$

Up to max. 6 output- $Q$ terminals of pulse logic units 2 . PL2 may be connected to the $W$-input terminal of the PD 1 each via a resistor of $560 \Omega \pm 5 \%$.

## OUTPUT DATA

Voltages and Currents

## Transistor conducting:

Voltage
Available direct current

$$
\begin{aligned}
& -V_{Q}=\max . \quad 0.2 \mathrm{~V} \\
& { }^{-1} Q D=\max .65 \mathrm{~mA}
\end{aligned}
$$

Available current during the transient: averaged over $0.7 \mu \mathrm{~s}$

$$
{ }^{-1} Q T=\max .90 \quad \mathrm{~mA}
$$

Transistor non-conducting :

Voltage

## Switching and Delay Times:

These data are for orientation only and refer to an input signal as specified under INPUT DATA.
${ }_{\mathrm{rd}}={ }_{\mathrm{rA}}+0.2 \mu \mathrm{~s}$
(fully loaded)

Unit max. loaded with:

$$
\begin{aligned}
& 20 \times \text { FF1 or FF2 } \\
& 5 \times \text { FF3 } \\
& 20 \times \text { FF3 } \\
& 20 \times \text { FF4 }(\mathrm{at} 70 \mathrm{kHz})
\end{aligned}
$$

$$
\begin{aligned}
-V_{Q} & =\min .-0.7 V_{N} \\
& =\max .-0.84 V_{N}
\end{aligned}
$$


ext. capacitor between

$$
\underline{t_{r}+t_{0}:}
$$

$\max .1 .5 \mu \mathrm{~s}$
$\min .1 .2 \mu \mathrm{~s}$
$\max .2 \mu \mathrm{~s}$
$\max .4 \mu \mathrm{~s}$
terminals K and L :
none
none
none
$C_{\text {ext }}=1000 \mathrm{pF} \pm 5 \%$
(absolute max. value of $\mathrm{C}_{\text {ext }}$ ).

The recovery time $t_{2}$ is starting at the trailing edge of $V_{A}$ when $t_{1}>t_{0}$ and at the trailing edge of $V_{Q}$ when $\dagger_{0}>{ }_{\dagger}{ }_{1}\left(\dagger_{1}=\right.$ duration of input pulse $\left.V_{A}\right)$.

The typical output pulse duration of an unloaded pulse driver PD 1, triggered via a PL 2 unit (at 70 kHz ): $\dagger_{\mathrm{r}}+\dagger_{\mathrm{O}}=3.2 \mu \mathrm{~s}$.

## POWER AMPLIFIER

The PAI consists of an $n-p-n / p-n-p$ transistor amplifier circuit, designed to be used as a power amplifier in the range of circuit blocks. The amplifier is non-inverting, and can be driven directly by the circuit blocks FF1,FF2,FF3, FF 4, GI 1, IA 1, IA 2 and OS 2
The output loadability is 600 mA at 60 V (abs. max. values). The built-in diode across the output terminals protects the output transistor against voltage transients which occur when the unit is driving an inductive load.
The circuit is mounted on an epoxy-paper printed-wiring board, the output transistor is provided with an aluminium heat sink.

Frequency range: $0-100 \mathrm{~Hz}$
Ambient temperature range: -20 to $+60^{\circ} \mathrm{C}$
Weight
: approx. 60 g

## CIRCUIT DATA

Terminal: $1=\mathrm{E}=$ common supply 0 V

$$
\begin{aligned}
& \begin{array}{l}
2=P=\text { supply }+6 \mathrm{~V} \\
3=\mathrm{N} 1=\text { supply }-6 \mathrm{~V} \\
4=\mathrm{N} 2 \\
5=\mathrm{N} 2
\end{array} \text { = supply abs. max. } 60 \mathrm{~V} \\
& 6=\mathrm{Q}=\text { output } \\
& 7=\mathrm{W}=\text { input }
\end{aligned}
$$

## Power Supply



Terminal: 1: $\mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common

$$
\begin{aligned}
& \text { 2: } V_{P}=6 \mathrm{~V} \pm 10 \%, I_{P}=\max .20 \mathrm{~mA} \text { 1) 2) } \\
& \text { 3: } \mathrm{V}_{\mathrm{N} 1}=-6 \mathrm{~V} \pm 10 \%,-\mathrm{I}_{\mathrm{Nl}}=\max .70 \mathrm{~mA}\left(\mathrm{~T}_{2} \text { non-conducting }\right) \\
& \text { 4) } \quad=\max .110 \mathrm{~mA}\left(\mathrm{~T}_{2} \text { conducting }\right) \\
& \left.{ }_{5}\right)^{-} \mathrm{V}_{\mathrm{N} 2}=\max .60 \mathrm{~V}, \quad{ }^{-\mathrm{I}} \mathrm{~N}_{2}=\max .600 \mathrm{~mA} \text { 1) 2) }
\end{aligned}
$$

1) The sign is positive when the current flows towards the unit.
2) When $-V_{N_{2}}$ is applied to the unit, care must be taken that $V_{p}$ is present as well, otherwise transistor T2 may be damaged.

## MECHANICAL CONSTRUCTION



The dimensions (approx. $71 \mathrm{~mm} \times 50 \mathrm{~mm} \times 27 \mathrm{~mm}$ ) and terminal location can be seen from the figure given above. Since the aluminium heat sink is insulated from the circuit, no special measures need be taken as regards mounting of the unit.

In the mounting chassis 432202638240 the PA 1 is to be mounted directly on a printed-wiring board. On such a standard printed-wiring board PAA 1 up to four PA 1's can be mounted, the next position in the chassis being left empty.
To ensure proper cooling of the unit, the PA 1 has to be mounted in such a way that a free flow of air through it is guaranteed.

## INPUT DATA

## Input Signal Requirements 2

A d.c. voltage level is applied to terminal W.
Output-transistor conducting
Voltage $\quad-V_{W}=\begin{array}{lll}\max . & 0.2 \mathrm{~V} \\ \min . & 0 & \mathrm{~V}\end{array}$
Current $\left.\quad \mathrm{I}_{\mathrm{w}}=\min . \quad 2.5 \mathrm{~mA} 1\right)$

Output-transistor non-conducting
$\begin{aligned} \text { Voltage } & -\mathrm{V}_{\mathrm{w}} & =\min \cdot 4.25 \mathrm{~V} \\ \text { Limiting value } & & =\max .13 .2 \mathrm{~V} \\ \text { Current } & \mathrm{I}_{\mathrm{w}} & =\min .0 .1 \mathrm{~mA} \quad 1)\end{aligned}$

## OUTPUT DATA

## Output Signal Characteristics 2)

Output transistor conducting

| Voltage | $-V_{Q}=\max \cdot 0.75 \mathrm{~V}$ |
| :--- | :--- |
| Load current | $\left.{ }^{-1} Q=\max .600 \mathrm{~mA} 1\right)$ |

Output transistor non-conducting
$\begin{array}{ll}\text { Voltage }\end{array} \quad{ }^{-V_{Q}}=\max . \begin{aligned} & 60 \mathrm{~V} \text { (dependent on the value of } \\ & \left.V_{\mathrm{N} 2} \text { which is abs. max. } 60 \mathrm{~V} .\right)\end{aligned}$
Leakage current $\left.{ }^{-1} Q=\max .14 .5 \mathrm{~mA} \quad 1\right)$


1) The sign is positive when the current flows towards the unit.
2) These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $V_{p}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

Switching and Delay Times (for orientation only)
A square wave input signal is applied with an amplitude of 4.25 V , a rise time of max. $2.2 \mu \mathrm{~s}$ and a fall time of max. $2.5 \mu \mathrm{~s}$

| Unit loaded with a resistor of $100 \Omega$ |  |
| :--- | :--- | :--- |
| Rise delay | ${ }^{\dagger}{ }_{r d}=\max . \quad 15 \mu \mathrm{~s}$ |
| Rise time | ${ }^{\dagger}{ }_{r}=\max . \quad 120 \mu \mathrm{~s}$ |
| fall delay | ${ }^{\dagger}{ }_{\mathrm{fd}}=\max . \quad 70 \mu \mathrm{~s}$ |
| fall time | ${ }^{\dagger}{ }_{\mathrm{f}}=\max . \quad 60 \mu \mathrm{~s}$ |

## Unit loaded with an inductive load

The unit is provided with a built-in diode to protect the output transistor against voltage transients which occur when an inductive load is switched. This protection is realised at the expense of a very long fall delay time of the current in this load. At supply voltages below 60 V , however, a wire jumper in series with this diode can be interchanged with a resistor to decrease this delay time.
The maximum permissible value of this resistor is given in the figure below, with the current flowing through the load at the moment of switching-off as parameter.


## 2.DCA 2

## DUAL DECADE COUNTER

The unit 2.DCA 2 contains two identical decade counter units, mounted on a printed wiring board. Each counter consists of four flip-flops FF3, connected to operate in the 1-2-4-8 code. To achieve this operation, it is provided with a gate-diode with the result that six of the sixteen possible positions are skipped. The flip-flops can be reset by means of a common positive signal.
The reset diodes $D_{1}$ up to $D_{8}$ inclusive and the gate-diodes $D_{9}$ and $D_{10}$ are mounted on the printed wiring board as well.
The printed wiring board is provided with plated-through holes.and single-sided gold-plated contacts.
With the mating connector, 2422020 52592, not supplied with the dual decade counter, the printed wiring board of standard dimensions $(121.8 \mathrm{~mm} \times$ $\times 180.3 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis, catalog number 432202638240.
The fixation of the circuit blocks FF3 to the p.w. board is secured by means of locking tags, catalog number 432202633690.

Pulse repetition frequency range: $0-100 \mathrm{kHz}$
Ambient temperature range: -20 to $+60^{\circ} \mathrm{C}$
Weight: approx. 210 g


Terminal
$1=V_{1}=$ reset input counter 1
$2=A_{1}=a . c$. input counter 1
$3=Q_{2 A}=$ output 2 flip-flop $A$
$4=Q_{2 B}=$ output 2 flip-flop $B$
$5=Q_{2 C}=$ output 2 flip-flop $C$
$6=Q_{2 D}=$ output 2 flip-flop $D$
$7=Q_{1 D}=$ output 1 flip-flop $D$
$8=Q_{1 C}=$ output 1 flip-flop C
$9=Q_{1 B}=$ output 1 flip-flop $B$
$10=Q_{1 A}=$ output $1 \mathrm{flip-flop} \mathrm{~A}$
$11=Q_{1 E}=$ output 1 flip-flop $E$
$12=Q_{1 F}=$ output 1 flip-flop $F$
$13=Q_{1 G}=$ output 1 flip-flop $G$
$14=Q_{1 H}=$ output 1 flip-fiop $H$
$15=Q_{2 H}=$ output 2 flip-flop $H$
$16=Q_{2 G}=$ output 2 flip-flop $G$
$17=Q_{2 F}=$ output 2 fiip-fiop $F$
$18=Q_{2 E}=$ output 2 flip-flop $E$
$19=\mathrm{A}_{2}=\mathrm{a} . \mathrm{c}$. input counter 2
$20=V_{2}=$ reset input counter 2
$21=N \quad$ = common negative supply
$22=\mathrm{P} \quad$ = common positive supply ${ }^{-6 \mathrm{~V}}$
$23=\mathrm{E}=$ common supply $0 \mathrm{~V}+6 \mathrm{~V}$

## Power Supply

Terminal 21: $\quad V_{N}=-6 \mathrm{~V} \pm 5 \%,{ }^{-1} \mathrm{~N}=70 \mathrm{~mA} \quad$ (Nominal value of the
22: $\left.\quad V_{p}=+6 \mathrm{~V} \pm 5 \%, I_{p}=4.8 \mathrm{~mA}\right\} \quad$ current
23: $\quad V_{E}=0 V$

Notes: - When a current is flowing towards the unit, the positive sign is used

- The data given apply to the most adverse supply voltages for a combination of units, namely

$$
V_{N}=-5.7 \mathrm{~V} \text { and } V_{p}=+6.3 \mathrm{~V}
$$

- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.


## Dimensions and Terminal Location



## INPUT DATA

Input Signal Requirements
Trigger Input Signal ( $A_{1}$ and/or $A_{2}$ terminals)
A positive-going voltage step is applied to terminal $A$. This voltage step advances the counter one position.


Voltage

$$
\begin{array}{rlr}
V_{A M} & =\min . & -0.7 \mathrm{~V}_{\mathrm{N}} \\
& =\max . & -V_{\mathrm{N}} \\
-V_{0} & & =\min .
\end{array} \quad 0 \mathrm{~V}
$$

Required direct current

$$
{ }^{\mathrm{I}_{\mathrm{A} 1 \mathrm{D}}\left(\mathrm{I}_{\mathrm{A} 2 \mathrm{D}}\right)=\min \cdot} \cdot 1.75 \mathrm{~mA}
$$

Required current during the transient averaged over $0.4 \mu \mathrm{~s}$
Input noise level

$$
\begin{array}{rlrl}
\mathrm{I}_{\mathrm{AlT}}\left(\mathrm{I}_{\mathrm{A} 2 \mathrm{~T}}\right) & =\min . & & 6 \mathrm{~mA} \\
& =\min . & & 4.5 \mathrm{~mA} \\
& & =\max . & \\
& 0.7 \mu \mathrm{~s} \\
\dagger_{\mathrm{r}} & & \min . & \\
\dagger_{1} & & 1 \mu \mathrm{~s} \\
{ }^{\dagger}{ }_{2} & & \text { min. } & \\
& 8 \mu \mathrm{~s} \\
\mathrm{~V}_{\mathrm{n}} & & =\max . & \\
& & 1 \mathrm{~V}
\end{array}
$$

peak to peak

Reset Input Signal ( $V_{1}$ and/or $V_{2}$ terminals)
For resetting the counter a positive d.c.voltage is applied to terminal $V$. This signal causes all $Q_{1}$-terminals to reach a "negative-high" andall $Q_{2}$-terminals to reach a "negative-low" level.

Input level during reset
Voltage

Current

$$
\begin{aligned}
V_{v 1}\left(V_{v 2}\right) & =\min . \quad 1 \mathrm{~V} \\
& =\max . \quad 10 \mathrm{~V} \\
I_{v 1}\left(I_{v 2}\right) & =\min \cdot \quad 3.6 \mathrm{~mA}
\end{aligned}
$$

During counting it is recommended that terminal $\mathrm{V}_{1}$ and/or $\mathrm{V}_{2}$ are connected to a voltage level.

Voltage

Current

$$
\begin{array}{rlr}
-V_{V_{1}}\left(-V_{v_{2}}\right) & =\min . & 0.4 \mathrm{~V} \\
& =\max . & 15 \mathrm{~V} \\
-I_{v_{1}}\left(-I_{\left.v_{2}\right)}\right. & =\min . & 0.12 \mathrm{~mA}\left(a+-V_{v_{1}}\left(-V_{v_{2}}\right)=0.4 \mathrm{~V}\right)
\end{array}
$$

## OUTPUT DATA

These data apply to the various flip-flop stages.

## Output Signal Characteristics

## Transistor non-conducting

Voltage: $\quad-V_{Q}=\min .-0.7 \mathrm{~V}_{\mathrm{N}}$
Available direct current ${ }^{\prime} Q D=\max . \quad 0.7 \mathrm{~mA}$
Transistor conducting
Voltage $\quad-V_{Q}=\max .0 .2 V$

$$
=\min . \quad O V
$$



Maximum Speed:
For all loads within the limits mentioned above, also applied simultaneously, the maximum counting speed of 100 kHz is guaranteed.

## Output levels during counting



The output levels at the $Q_{2}$-terminals are shown in the figure above.
Note that when a $Q_{2}$ output is at "negative-low" level the corresponding $Q_{1}$ output is at "negative-high" level and vice versa.
After 10 positive-going voltagesteps at the input terminal $\mathrm{A}_{1}\left(\mathrm{~A}_{2}\right)$, the output terminal $Q_{2 D}\left(Q_{2 H}\right)$ delivers one positive-going voltage step, whilst the decade counter has resumed its initial position, namely all $Q_{2}$-terminals being at $0 V$ level.

## REVERSIBLE COUNTER

The unit BCA 1 consists of five flip-flops FF4 and five dual pulse logic's 2. PL2, mounted on a printed-wiring board, interconnected to operate as a bi-directional shift register. A bi-directional decade counter can be realised by interconnecting the gate (G)-terminals of the first flip-flop with the output (Q)-terminals of the fifth flip-flop and the gate (G)-terminals of the fifth dual pulse logic with the output $(Q)$-terminals of the first flip-flop. These interconnections have to be made externally in such a way that the Q1- respectively Q2-terminal has to be connected with the corresponding G1-respectively $\mathrm{G}_{2}$-terminal.
The flip-flops can be reset by means of a common positive signal. The five reset diodes $D_{1}$ up to $D_{5}$ inclusive are mounted on the printed-wiring board as well. The printed-wiring board is provided with plated through holes and single sided gold plated contacts.
With the mating connector catalog number 242202052592 , not supplied with the reversible counter, this printed-wiring board of standard dimensions $(121.8 \mathrm{~mm} \times 180.3 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis catalog number 4322026 38240. The fixation of the circuit blocks FF4 and 2. PL2 is secured by means of locking tags catalog number 4322026 33690.

Pulse repetition frequency range:
Ambient temperature range:
Weight:
$0-70 \mathrm{kHz}$

$$
-20 \text { to }+60^{\circ} \mathrm{C}
$$

approx. 250 g

Terminal
= output 1 flip-flop $C$
= output 2 flip-flop B


4
$\frac{0}{0}$
$\frac{0}{1}$
$\frac{20}{4}$
$\frac{2}{4}$
$\frac{5}{3}$
$\frac{2}{7}$
0
11

 = a.c. input forward direction $=$ gate input ( $G_{1}$ ) flip-flop $A$ = gate input $\left(G_{2}\right)$ flip-flop $A$ = output 2 flip-flop E
 = output 2 flip-flop $D$ 0
$\frac{0}{0}$
$\frac{0}{4}$
$\frac{0}{3}$
$\frac{3}{4}$
$\square$
$\frac{5}{2}$
$\frac{2}{3}$
0
11

$16=$ not connected
17 = not connected

$19=A_{2} \quad=a . c$. input reverse direction . C input reverse direction $=$ reset input
$=$ common negative supply -6 V




Power Supply
Terminal 21:
22: $\quad V_{P}=+6 \mathrm{~V} \pm 5 \%, I_{P}=3 \mathrm{~mA}$
Nominal value of the current

23: $\quad V_{E}=0 \mathrm{~V}$

Notes

- When a current is flowing towards the unit, the positive sign is used
- The data given apply to the most adverse supply voltages for a combination of units, namely

$$
V_{N}=-5.7 V \text { and } V_{P}=+6.3 V
$$

- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$ and the tolerances on the supply voltages are absolute limiting values


## Dimensions and terminal location



## INPUT DATA

Input Signal Requirements
Trigger Input Signal ( $A_{1}$ or $A_{2}$ terminal)
A positive-going voltage step is applied to terminal $A$. When this voltage step is applied to terminal $A_{1}$ the counteradvances one position, when it is applied to terminal $A_{2}$ the counter reverses one position.

Voltage $V_{A M}=\min .-0.7 V_{N}$

$$
\begin{aligned}
& =\max .-\quad V_{N} \\
-V_{0} & =\min . \quad 0 V \\
& =\max . \quad 0.2 \mathrm{~V}
\end{aligned}
$$

Required direct current


$$
{ }^{\mathrm{I}} \mathrm{~A} 1 \mathrm{D}\left(\mathrm{I}_{\mathrm{A} 2 \mathrm{D}}\right)=\min . \quad 8.8 \mathrm{~mA}
$$

Required current during the transient:
averaged over
$0.4 \mu \mathrm{~s}$
$0.7 \mu \mathrm{~s}$

$$
\begin{aligned}
\mathrm{I}_{\mathrm{A} 1 \mathrm{~T}}\left(\mathrm{I}_{\mathrm{A} 2 \mathrm{~T}}\right) & =\min . \quad 30 \mathrm{~mA} \\
& =\min . \quad 22.5 \mathrm{~mA}
\end{aligned}
$$

Rise time
Pulse duration

Input noise level
$t_{r}=\max . \quad 0.7 \mu \mathrm{~s}$
${ }^{\dagger}{ }_{1}=\min . \quad 3 \mu \mathrm{~s}$
$t_{2}=\min . \quad 11 \mu \mathrm{~s}$
$V_{n}=\max . \quad 1 V \quad p-p$

Gate Input Signal ( $G_{1}$ and $G_{2}$ or $G_{3}$ and $G_{4}$ terminals)
Ad.c. voltage level is applied to these G-terminals

|  | gate open | gate closed |  |
| :---: | :---: | :---: | :---: |
| Voltage | $-\mathrm{V}_{\mathrm{G}}=\min . \quad 0 \mathrm{~V}$ | $\min$. | $V_{\text {AM }}$ |
|  | $=\max .0 .2 \mathrm{~V}$ | max. | $-V_{N}$ |

Required gate current caused by negative transient of $V_{A M}$
$\mathrm{I}_{\mathrm{GD}}=\min .1 .75 \mathrm{~mA} \min .1 .2 \mathrm{~mA}$
Required average current during the positive transient of $\mathrm{V}_{\mathrm{G}}$

$$
\mathrm{I}_{\mathrm{GT}}=\min . \quad 1.6 \mathrm{~mA}
$$

## Gate setting time

when the gate input level changes at random $\quad{ }^{\dagger}{ }_{\mathrm{GS}}=\min . \quad 17 \mu \mathrm{~s} \quad \mathrm{~min} . \quad 25 \mu \mathrm{~s}$
when the gate input level changes within $2 \mu$ s after the positive going edge of the trigger signal ${ }^{\dagger} \mathrm{GS}=\mathrm{min}$. $11 \mu \mathrm{~s} \quad \mathrm{~min}$. ii $\mu \mathrm{s}$
Notes - The latter applies to the shift register configuration so that the max. shift frequency is approximately 70 kHz

- During triggering the Glevels should not be at zero voltage level simultaneously
- The gate settingtime is the required waiting time between the last $G$ level change and the positive-going edge of the trigger pulse


## Reset Input Signal (V-terminal)

For resetting the counter a positive d.c. voltage is applied to terminal $V$. This signal causes all $Q_{1}$-terminals to reach a "negative high" and all $Q_{2}$-terminals to reach a "negative low" level.
Input Level during Reset
Voltage

$$
\begin{aligned}
V_{V} & =\min . & & 1 \mathrm{~V} \\
& =\max . & & 10 \mathrm{~V} \\
\mathrm{I}_{\mathrm{V}} & =\min . & & 4.5 \mathrm{~mA}
\end{aligned}
$$

Current
During shifting it is recommended that terminal $V$ is connected to a voltage level:
Voltage

$$
\begin{aligned}
-V_{V} & =\min . \quad 0.4 \mathrm{~V} \\
& =\max . \quad 15 \mathrm{~V} \\
-1 & =\min . \quad 0.15 \mathrm{~mA} \\
& \left(\mathrm{at}-\mathrm{V}_{\mathrm{V}}=0.4 \mathrm{~V}\right)
\end{aligned}
$$

Current

## OUTPUT DATA

These data apply to the various flip-flop stages:

## Output Signa! Characteristics

Transistor non-conducting
Voltage

$$
\begin{aligned}
-\mathrm{V}_{Q}=\min . & -0.7 \mathrm{~V}_{\mathrm{N}} \\
\mathrm{I}_{Q D}=\max . & 0.7 \mathrm{~mA}
\end{aligned}
$$

Available direct current
Transistor conducting
Voltage

$$
\begin{aligned}
-V_{Q} & =\max . & 0.2 \mathrm{~V} \\
& =\min . & 0 \mathrm{~V}
\end{aligned}
$$

|  | flip-flops <br> B-C-D | flip-flops <br> A-E |  |
| :---: | :--- | :--- | :--- |
| during the transient ${ }^{-1} Q T$ | available current | averaged over $0.4 \mu \mathrm{~s}$ | max. $\quad 8 \mathrm{~mA}$ |
| avaraged over $0.7 \mu \mathrm{~s}$ | max. $\quad 11 \mathrm{~mA}$ | max. 12.4 mA |  |
| available direct current ${ }^{-1} Q D$ |  | max. 3.75 mA | max. 4.25 mA |

These current data apply to the unit, operating as a bi-directional shift register. When the unit is interconnected to form a bi-directional decade counter the lowest current values of ${ }^{-I_{Q T}}$ and ${ }^{-1} Q_{Q D}$ are valid for all flip-flops.

Output levels during counting, when the unit is externally interconnected to form a bi-directional decade counter. To this end terminals 2 and 5,3 and 4, 12 and 15,13 and 14 have to be connected.
The output levels at the Q-terminals can be taken from the figure below.


Note that after 10 positive-going voltagesteps at the input terminal $A_{1}\left(A_{2}\right)$, the output terminal $Q_{2 E}\left(Q_{2 A}\right)$ delivers one positive-going voltage step, whilst the decade counter has retaken its initial position, namely all $Q_{2}$-terminals being at 0 V level.

## DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



## RZ 22603-6

This assembly contains one decade counter together with the decoding and driving circuits for the numerical indicator tubes ZM 1000, ZM 1020, ZM 1040 or ZM 1080, mounted on a printed-wiring board.
The counter consists of four flip-flops FF 3 (catalog number 272200100021 ), connected to operate in the $1-2-4-8$ code. The flip-flops can be reset by means of a common positive signal; the reset diodes $D_{1}$ up to and including $D_{4}$ are mounted on the printed-wiring board as well.

The printed-wiring board, provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material.
With the mating connector, catalog number 2422020 52591, (not supplied with the DCA3), this p $\perp$ nted-wiring board of standard dimensions ( $121.8 \mathrm{~mm} \times 180.3 \mathrm{~mm}$ x 1.6 mm ), can be used directly in the standard mounting chassis (catalog number 4322026 38240).
The circuit blocks FF 3 are secured to the printed-wiring board by means of locking tags (catalog number 4322026 33690).
Pulse repetition frequency range :
Ambient-temperature range :
$0-100 \mathrm{kHz}$
Weight
-20 to $+60{ }^{\circ} \mathrm{C}$
approx. 150 g

## CIRCUIT DATA

## IIIIIII



Terminals

| 1 = | not connected |
| :---: | :---: |
| $2=$ | internal connection |
| 3 = | not connected |
| 4 = | internal connection |
| = | not connected |
| $6=$ | not connected |
| 7 = | not connected |
| $8=$ | not connected |
| $9=\overline{\mathrm{A}}=\mathrm{Q}_{1 \mathrm{~A}}=$ output 1 flip-flop A |  |
| $10=\mathrm{B}=\mathrm{Q}_{2 \mathrm{~B}}=$ output 2 flip-flop B |  |
| $11=$ | not connected |
| $12=\overline{\mathrm{C}}=\mathrm{Q}_{1 \mathrm{C}}=$ output 1 flip-flop C |  |
| $13=\overline{\mathrm{D}}=\mathrm{Q}_{1 \mathrm{D}}=$ output 1 flip-flop D |  |
| $14=\mathrm{D}=$ Q2D $=$ output 2 flip-flop D |  |
| $15=\mathrm{A}=\mathrm{Q}_{2 \mathrm{~A}}=$ output 2 flip-flop A |  |
| $16=\mathrm{W}_{4}=$ | $\mathrm{W}_{2}$ of flip-flop B |
| $17=W_{2}$ | $\mathrm{W}_{2}$ of flip-flop A |
| $18=\mathrm{W}_{7}=$ | $\mathrm{W}_{1}$ of flip-flop D |
| $19=\mathrm{W}_{5}=$ | $\mathrm{W}_{1}$ of flip-flop C |
| $20=$ | not connected |
| $21=\mathrm{N}=$ | common negative supply -6 V |
| $22=\mathrm{P}=$ | common positive supply +6 V |
| $23=\mathrm{E}=$ | common supply 0 V |


| $1 \mathrm{a}=\mathrm{Q}_{9}=$ |  |
| :--- | :--- |
| $2 \mathrm{digit}=$ | number 9 |
| $3 \mathrm{a}=\mathrm{Q}_{8}=$ |  |
| digit number 8 |  |
| $4 \mathrm{a}=\mathrm{Q}_{7}=$ |  |
| digit number 7 |  |

## Power supply

Terminal $21: \mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=42 \mathrm{~mA}$ nominal value $\left.22: V_{P}=+6 \mathrm{~V} \pm 5 \%, \quad I_{P}=8.8 \mathrm{~mA}\right\}$ of the current $23=23 \mathrm{~A}: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$

## Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=+5.7 \mathrm{~V}$.
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$ and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Input signal requirements

## Trigger input signal (terminal A1)

A positive-going voltage step is applied to terminal $A_{1}$. This voltage step advances the counter one position.


Voltage

Required direct current

$$
\begin{array}{rlrl}
\mathrm{V}_{\mathrm{AM}} & =\min . & -0.7 \mathrm{~V}_{\mathrm{N}} \\
& =\max . & -\mathrm{V}_{\mathrm{N}} \\
& =\min . & 0 \mathrm{~V} \\
& =\max . & 0.2 \mathrm{~V} \\
& = \\
\mathrm{V}_{0} & \\
\mathrm{I}_{\mathrm{A}_{1} \mathrm{D}} & =\min . & 1.75 \mathrm{~mA} \\
& =\min . & 6 \mathrm{~mA} \\
\mathrm{I}_{\mathrm{A}_{1} \mathrm{~T}} & =\min . & 4.5 \mathrm{~mA} \\
& =\max . & 0.7 \mu \mathrm{~s} \\
\mathrm{t}_{\mathrm{r}} & = \\
\mathrm{t}_{1} & =\min . & 1 \mu \mathrm{~s} \\
\mathrm{t}_{2} & =\min . & 8 \mu \mathrm{~s}
\end{array}
$$

Required current during the transient averaged over $0.4 \mu \mathrm{~s}$ over $0.7 \mu \mathrm{~s}$

Rise time
Pulse duration

## Reset input signal (terminal $\mathrm{V}_{1}$ )

For resetting the counter a positive d.c. voltage is applied to terminal $\mathrm{V}_{1}$. This signal causes all terminals $\mathrm{Q}_{1}$ to reach a "negative high" and all terminals $\mathrm{Q}_{2}$ to reach a "negative low" level.

Input level during reset
Voltage

$$
\begin{array}{rlr} 
& =\min . & 1 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{V}_{1}} & =\max . & 10 \mathrm{~V}
\end{array}
$$

$$
\text { Current } \quad \mathrm{I}_{\mathrm{V}_{1}}=\mathrm{min} .3 .6 \mathrm{~mA}
$$

During counting it is recommended that terminal $\mathrm{V}_{1}$ is connected to a voltage level.

Voltage

$$
\begin{aligned}
-\mathrm{V}_{\mathrm{V}_{1}} & =\min . \quad 0.4 \mathrm{~V} \\
& =\max . \quad 10 \mathrm{~V} \\
-\mathrm{I}_{\mathrm{V}_{1}} & =\min . \quad 0.12 \mathrm{~mA}\left(\text { at }-\mathrm{V}_{\mathrm{V}_{1}}=0.4 \mathrm{~V}\right)
\end{aligned}
$$

D.C. input (terminals W)

Ad.c. voltage level is applied to terminals $W_{1}$ up to and including $W_{8}$. A positive voltage drives the corresponding transistor into the non-conducting state and a negative voltage drives the transistor into the conducting state.

## Transistor conducting

Current

$$
\begin{aligned}
-\mathrm{I}_{\mathrm{W}} & =\min . \quad 0.6 \mathrm{~mA}\left(-\mathrm{V}_{\mathrm{W}}=\max \cdot 0.4 \mathrm{~V}\right) \\
& =\max . \quad 15 \mathrm{~mA}
\end{aligned}
$$

Transistor non-conducting
Voltage

$$
\begin{array}{rlrl} 
& =\min . & 0.2 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{W}} & =\max . & & 10 \mathrm{~V} \\
& =\min . & 0.9 \mathrm{~mA}
\end{array}
$$

## OUTPUT DATA

## Decade counter section

The outputs of the counter ( $\mathrm{A}, \overline{\mathrm{A}}, \mathrm{B}, \overline{\mathrm{B}}$, etc.) may furthermore be loaded with two gate invertors GI or two negative AND-gates. Output D of the last flip-flop is then still capable to drive a next decade.
$\mathrm{A}, \mathrm{B}, \mathrm{C}$ and D are the outputs of the flip-flops which are at 0 V level, when the decade is set on digit number 0 .

Output transistor conducting
Voltage $\quad-\mathrm{V}_{\mathrm{Q}}=\begin{aligned} & \left.\min . \begin{array}{r}0 \mathrm{~V} \\ \max \cdot \\ 0.2 \mathrm{~V}\end{array}\right]\end{aligned}$

|  |  | A | $\overline{\text { A }}$ | B | $\bar{B}$ | C |  | $\overline{\mathrm{C}}$ | D |  | $\overline{\mathrm{D}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Available direct current (in mA) | ${ }^{-1} \mathrm{I}_{\mathrm{QD}}$ |  | 6 | 2.15 | 3.9 | 3 |  | 3.9 | 6 |  | 5.1 |
| Available transient current averaged over $0.7 \mu \mathrm{~s}$ (in mA ) | ${ }^{-} \mathrm{I}_{\mathrm{QT}}$ |  | 14 | 8.4 |  | 8.9 |  | 2.9 | 14 |  | 14 |

Output transistor non-conducting
Voltage

$$
\begin{aligned}
-\mathrm{V}_{\mathrm{Q}} & =\min . & 0.7 \mathrm{~V}_{\mathrm{N}} \\
& =\max . & \mathrm{V}_{\mathrm{N}}
\end{aligned}
$$

Available direct current (in mA )

$\mathrm{I}_{\mathrm{QD}}=$| A | $\overline{\mathrm{A}}$ | B | $\overline{\mathrm{B}}$ | C | $\overline{\mathrm{C}}$ | D | $\overline{\mathrm{D}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.1 | 0.13 | 0.1 | 0.1 | 0.1 | 0.1 | 0.13 | 0.1 |

## Numerical indicator tube driver

The outputs $\mathrm{Q}_{0}$ (terminal 10a) up to and including $\mathrm{Q}_{9}$ (terminal la) have to be connected to the pins ko up to and including kg of the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.
The anode of these tubes has to be connected via a resistor $\mathrm{R}_{\mathrm{a}}$ to the high voltage power supply $\mathrm{V}_{\mathrm{b}}$.

Output transistor conducting
Voltage
Current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{Q}} & =\max \cdot 3.2 \mathrm{~V} \\
\mathrm{I}_{\mathrm{Q}} & =\max . \quad 6 \mathrm{~mA}
\end{aligned}
$$

The available output current ( $\mathrm{I}_{\mathrm{Q}}$ ) of the ten numerical outputs Q 0 up to and including $\mathrm{Q}_{9}$ is sufficient to deliver the required current for the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.

The relation between the permitted value and tolerances of the high voltage supply $\mathrm{V}_{\mathrm{b}}$ and the corresponding anode series resistor $\mathrm{R}_{\mathrm{a}}$ for the various indicator tubes over the whole temperature range is given in the following graphs.





Wiring capacitance at each Q-output: max. 500 pF

# DUAL NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY 



RZ 22603-8
This assembly contains two BCD-to-decimal decoding and driving circuits for the numerical indicator tubes ZM 1000, ZM 1020, ZM 1040 or ZM 1080, mounted on a printed-wiring board.
The 2.ID 1 has been designed to operate in conjunction with decade counters in the 1-2-4-2 (jump at 8) or 1-2-4-8 code, e.g. the dual decade counter assembly 2. DCA 2 (catalog number 2722009 00011).

The inputs $A, \bar{A}, B, \bar{B}, C, \bar{C}, D, \bar{D}$ and $A^{\prime}, \overline{A^{\prime}}, B^{\prime}, \overline{B^{\prime}}, C^{\prime}, \overline{C^{\prime}}, D^{\prime}, \overline{D^{\prime}}$ have to be connected to the corresponding outputs of the four flip-flops of the decade counter.
The inputs $A, B, C, D$ and $A^{\prime}, B^{\prime}, C$ ', $D$ ' have to be at the " 0 " level for the digit number 0 to be indicated.
The printed-wiring board, provided with plated-through holes and double-sided goldplated contacts, is made of glass -epoxy material. With the mating connector (catalog number 242202052591 ), not supplied with the 2 .ID 1 , this printedwiring board of standard dimensions ( $121.8 \mathrm{~mm} \times 180.3 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis (catalog number 4322026 38240).

Ambient-temperature range :
Weight
-20 to $+60^{\circ} \mathrm{C}$
approx. 100 g

$1=$ internal connection
$2=$ internal connection
$3=A=$ to be connected to output Q of first flip-flop
$4=\mathrm{C}=$ to be connected to output Q of third flip-flop
$5=\overline{\mathrm{A}}=$ to be connected to output $\overline{\mathrm{Q}}$ of first flip-flop
$6=B=$ to be connected to output $Q$ of second flip-flop
$7=\overline{\mathrm{D}}=$ to be connected to output $\overline{\mathrm{Q}}$ of fourth flip-flop
decade counter 1
$11=\quad$ internal connection
$12=\quad$ internal connection
$13=A^{\prime}=$ to be connected to output $Q$ of first flip-flop
$14=\underline{C}^{\prime}=$ to be connected to output Q of third flip-flop
$15=\overline{\mathrm{A}^{\prime}}=$ to be connected to output $\overline{\mathrm{Q}}$ of first flip-flop
$16=\mathrm{B}^{\prime}=$ to be connected to output Q of second flip-flop
$17=\overline{D^{\mathbf{1}}}=$ to be connected to output $\bar{Q}$ of fourth flip-flop
$18=\overline{\mathrm{C}^{\mathbf{1}}}=$ to be connected to output $\overline{\mathrm{Q}}$ of third flip-flop
$19=\overline{\mathrm{B}^{\boldsymbol{i}}}=$ to be connected to output $\overline{\mathrm{Q}}$ of second flip-flop
$20=\mathrm{D}^{\prime}=$ to be connected to output Q of fourth flip-flop
$21=\mathrm{N}=$ common negative supply -6 V
$22=\mathrm{P}=$ common positive supply +6 V
$23=23 \mathrm{a}=\mathrm{E}=$ common supply 0 V
1a up to and including 10 a = numerical outputs $\mathrm{Q}_{0}$ up to and including $\mathrm{Q}_{9}$ to drive numerical indicator tube 1

11a up to and including $20 a$ = numerical outputs $Q^{\prime}$ o up to and including $Q^{\prime} 9$ to drive numerical indicator tube 2

## Power supply

Terminal 21: $\left.\mathrm{V}_{\mathrm{N}}=-6 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=8.5 \mathrm{~mA}\right\}$ nominal value of the current 22: $\left.V_{P}=+6 \mathrm{~V} \pm 5 \%, \quad I_{P}=7 \mathrm{~mA}\right\}$ required for one ID 1 $23: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common

## Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely: $\mathrm{V}_{\mathrm{N}}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=+6.3 \mathrm{~V}$
- The temperatures $-20^{\circ} \mathrm{C}$ and $+60{ }^{\circ} \mathrm{C}$ and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Input signal requirements (terminals $A, \bar{A}, A^{\prime}, \overline{A^{\prime}}$, etc.)
Input at " 0 " level
$\begin{array}{ll} & =\min .0 \mathrm{~V} \\ \text { Voltage } & -\mathrm{V}_{\mathrm{I}} \\ & =\max .0 .2 \mathrm{~V}\end{array}$

Required direct current $\mathrm{I}_{\mathrm{I}}$


Input at negative high level
$\begin{aligned} & =\min .0 .7 \mathrm{~V}_{\mathrm{N}} \\ \text { Voltage } & -\mathrm{V}_{\mathrm{I}} \\ & =\max . \quad \mathrm{V}_{\mathrm{N}}\end{aligned}$
Required direct current $-\mathrm{I}_{\mathrm{I}} \frac{\mathrm{A}, \mathrm{A}^{\prime}, \overline{\mathrm{A}}, \overline{\mathrm{A}^{\prime}} \mid \mathrm{B}, \mathrm{B}^{\prime}, \overline{\mathrm{B}}, \overline{\mathrm{B}^{\prime}}, \mathrm{C}, \mathrm{C}^{\prime}, \overline{\mathrm{C}}, \overline{\mathrm{C}^{\prime}}, \mathrm{D}, \mathrm{D}^{\prime} \overline{\mathrm{D}}, \overline{\mathrm{D}^{\prime}}}{0.57 \mathrm{~mA}}$
Input impedance
equiṿalent to a capacitance of approx. 150 pF

## Operational data

- When an ID 1 is driven from a decade counter with flip-flops operating in the 1-2-4-8 code, these flip-flops may be additionally loaded with two negative AND-gates, or with two GI's if the decade counter is equipped with FF 3 flipflops, or with one GI if the decade counter is equipped with FF 1 flip-flops.
Output D of the last flip-flop is capable of driving a following decade counter.
- $A, B, C, D$ and $A^{\prime}, B^{\prime}, C^{\prime}, D^{\prime}$ must be connected to the outputs of the flip-flops which are at " 0 " level, when the decade counter is set on digit number 0 .


## OUTPUT DATA

The outputs $\mathrm{Q}_{0}$ up to and including $\mathrm{Q}_{9}$ and $\mathrm{Q}^{\prime}{ }_{0}$ up to and including $\mathrm{Q}^{\prime} 9$ have to be connected to the pins $\mathrm{k}_{0}$ up to and including kg of the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.
The anode of these tubes has to be connected via a resistor $R_{a}$ to the high voltage power supply $\mathrm{V}_{\mathrm{b}}$.

Output transistor conducting
Voltage $\quad \mathrm{V}_{\mathrm{Q}}=\max .3 .2 \mathrm{~V}$
Current

$$
\mathrm{I}_{\mathrm{Q}}=\max . \quad 6 \mathrm{~mA}
$$

The available output current ( $\mathrm{I}_{\mathrm{Q}}$ ) of the ten numerical outputs $\mathrm{Q}_{\mathrm{O}}$ (terminal la and 11a) up to and including Q9 (terminal 10a and 20a) is sufficient to deliver the required current for the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.
The relation between the permitted value and tolerances of the high voltage supply $\mathrm{V}_{\mathrm{b}}$ and the corresponding anode series resistor $\mathrm{R}_{\mathrm{a}}$ for the various indicator tubes over the whole temperature range is given in the following graphs.





Wiring capacitance at each Q-output: max. 500 pF

## ACCESSORIES FOR CIRCUIT BLOCKS

1-SERIES

## POWER SUPPLY UNIT



15945/4

## Input voltage <br> Output voltage

$220 \mathrm{~V}_{\mathrm{ac}}$ and $235 \mathrm{~V}_{\mathrm{ac}}$
$+6 \mathrm{~V}_{\mathrm{dc}}$ and $-6 \mathrm{~V}_{\mathrm{dc}}$

## APPLICATION

This power supply unit has been designed for use with the circuit blocks of the 100 kHz - and the 1 -series. However, it is also suitable as a supply for other transistorised circuits.

## CONSTRUCTION

The unit is dimensioned for mounting in the standardized $19^{\prime \prime}$ chassis. The power supply unit fits in chassis 4322026 38240; the base plate of the unit then replaces a side plate of the chassis. The supply unit occupies the same space as four printedwiring boards.

Dimensions
Weight

$$
215 \times 125 \times 70 \mathrm{~mm}
$$

1.5 kg

## TECHNICAL PERFORMANCE

Input voltage

Frequency
Fusing
-6 V output ${ }^{1}$ )
Output voltage
Output current
Stability ratio at 220 V
Ripple voltage
Output resistance
$220 \mathrm{~V}_{\mathrm{ac}}$
$235 \mathrm{~V}_{\mathrm{ac}}$
$\begin{array}{r}+10 \%,-15 \\ +10 \%\end{array} \begin{array}{r}\% \\ \hline\end{array}$
1 A fuse in the 220 V winding only

6 V , adjustable $\pm 3 \%$ (R5, see diagram)

Output impedance at 10 kHz
Temperature coefficient
+6 V output ${ }^{1}$ )
Output voltage
Output current
Stability ratio at 220 V
Ripple voltage
Output resistance
Output impedance at 10 kHz
Temperature coefficient
Operating-temperature range
Storage-temperature range

$$
600 \mathrm{~mA}
$$

450:1
$50 \mathrm{~m} V_{\mathrm{rms}}$
$0.3 \Omega$
$0.2 \Omega$
$-3 \mathrm{mV} / \operatorname{deg} \mathrm{C}$

6 V , adjustable $\pm 3$ \% (R10, see diagram)
150 mA
360:1
$50 \mathrm{mV}_{\mathrm{rms}}$
$1.5 \Omega$
$0.5 \Omega$
+6 mV/deg C
-20 to $+60{ }^{\circ} \mathrm{C}$
-20 to $+75{ }^{\circ} \mathrm{C}$

In systems requiring more than one power supply unit, the earth tags (marked " 0 V ") may be interconnected, the positive tags (marked " +6 V ") and the negative tags (marked " $-6 \mathrm{~V}^{\prime \prime}$ ) must remain strictly separated.

When a system is put into operation for the first time, the output voltages of the power supply units have to be adjusted to 6 V under nominal system load.

1) All values are given for full load.


## PRINTED-WIRING BOARD FOR FOUR UNITS PA 1

This printed-wiring board fits the mounting chassis 432202638240 . It can be used directly with the aid of the mating connector 242202052592 . On this board up to four PA l's can be mounted, the next position in the chassis being left empty.


Terminal location:
$1=\mathrm{E} \quad=$ common supply 0 V
(interconnected to terminal 1)
$2=$ not connected
3 = not connected
$\left.\begin{array}{l}\left.\begin{array}{l}4=\mathrm{N}_{2} \\ 5=\mathrm{N}_{2}\end{array}\right\} \text { supply max. } 60 \mathrm{~V} \\ 6=\mathrm{Q}=\text { output PA 1 } \\ 7=\mathrm{W}=\text { input PA 1 }\end{array}\right\}$ unit nr. IV
$\left.\begin{array}{l}8=N_{2} \\ 9=N_{2}\end{array}\right\}$ supply max. 60 V
$10=\mathrm{Q} \quad=$ output PA 1
unit nr. III

| $12=\mathrm{W}$ | $=$ input PA 1 | unit nr . II |
| :---: | :---: | :---: |
| $13=\mathrm{Q}$ | = output PA 1 |  |
| $\left.\begin{array}{l} 14=\mathrm{N}_{2} \\ 15=\mathrm{N}_{2} \end{array}\right\}$ | supply max. 60 V |  |
| $16=W$ | $=$ input PA 1 |  |
| $17=\mathrm{Q}$ | = output PA 1 | unit nr. I |
| $\left.\begin{array}{l} 18=\mathrm{N}_{2} \\ 19=\mathrm{N}_{2} \end{array}\right\}$ | supply max. 60 V |  |
| $20=\mathrm{N}_{1}$ | = common supply | 6 V |
| $21=P$ | = common supply | ¢ V |
| $22=\mathrm{E}$ | = common supply | 0 V |
| $23=\mathrm{E}$ | = common supply |  |



Material

Hole diameter
Contacts
glass epoxy with plated-through holes
1.2 mm
$1 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD FOR FOUR UNITS PD 1

This printed-wiring board with standard dimensions $121.8 \mathrm{~mm} \times 180.3 \mathrm{~mm} \times$ $1.6 \mathrm{~mm}\left(4.8^{\prime \prime} \times 7.1^{\prime \prime} \times 0.0625^{\prime \prime}\right)$ is intended to accomplish the mounting of maximum four pulse driver units PD 1 (catalog number 2722001 13011).
One printed-wiring boardPDA 1 with four units PD 1 mounted on it, can be used in conjunction with three reversible counters BCA 1 (catalog number 272200900021 ).
Two units PD 1 perform shift-pulse amplifying functions between two reversible counters BCA 1, one for the forward and one for the reverse direction.

The printed-wiring board is provided with two wire jumpers for each PD 1. In case the number of trigger- and gate-inputs has to be extended, these wire jumpers can be replaced by diodes, type OA 95. The required connections with the EG- and K-terminals of the PD 1 have already been made in the print pattern.
Furthermore the printed-wiring board is provided with two plated-through holes for each unit PD 1. In case the output-pulse duration of the PD 1 has to be increased, these holes can be used for mounting the required capacitor. The terminals of this capacitor are then directly connected to the K-and L-terminals of the concerning PD 1.

Holes are provided to secure the PD 1 rigidly to the board by means of the locking tag 432202633690.
With the mating connector 242202052592 the printed-wiring board can be used directly in the mounting chassis 432202638240.


Terminal location:

| $1=\mathrm{Q}_{1}=$ | output PD 1-I |
| ---: | :--- |
| $2=\mathrm{EG}_{1}=$ | extension gate input PD 1-I |
| $3=\mathrm{K}_{1}=$ | extension trigger input |
|  | PD 1-I |
| $4=\mathrm{G}_{1}=$ | gate input PD 1-I |
| $5=\mathrm{A}_{1}=$ trigger input PD 1-I |  |
| $6=\mathrm{Q}_{2}=$ output PD 1-II |  |
| $7=\mathrm{EG}_{2}=$ extension gate input PD 1-II |  |
| $8=\mathrm{K}_{2}=$ extension trigger input |  |
|  | $\quad$ PD 1-II |
| $9=\mathrm{G}_{2}=$ | gate input PD 1-II |
| $10=\mathrm{A}_{2}=$ trigger input PD 1-II |  |
| $11=\mathrm{A}_{3}=$ trigger input PD 1-III |  |
| $12=\mathrm{G}_{3}=$ gate input PD 1-III |  |

## Material

Hole diameter
Contacts
$13=K_{3}=$ extension trigger input PD 1-III
$14=\mathrm{EG}_{3}=$ extension gate input PD 1-III
$15=\mathrm{Q}_{3}=$ output PD 1-III
$16=\mathrm{A}_{4}=$ trigger input PD 1-IV
$17=\mathrm{G}_{4}=$ gate input PD 1-IV
$18=\mathrm{K}_{4}=$ extension trigger input PD 1-IV
$19=\mathrm{EG}_{4}=$ extension gate input PD 1-IV
$20=\mathrm{Q}_{4}=$ output PD 1-IV
$21=\mathrm{N}=$ common supply -6 V
$22=\mathrm{P}=$ common supply +6 V
$23=\mathrm{E}=$ common supply 0 V

## INPUT AND OUTPUT DATA

See specification of pulse driver unit PD 1 (catalog number 2722001 13011)

## EXPERIMENTERS' PRINTED-WIRING BOARDS

These experimenters' printed-wiring boards are very suitable for circuit blocks of the 100 kHz - and 1 -Series.


Material
Grid pitch
Contacts

Holes
Catalogue number
copper-clad phenolic resin bonded paper
5.08 mm ( 0.2 inch)
gold plated, pitch 0.2 inch
single sided double sided
$2 \times 38$
with holes
432202634900
$4 \times 38$

432202634910

## PRINTED-WIRING BOARD

This printed-wiring board is intended for mounting circuit blocks of the 100 kHz and 1-Series.
It fits the mounting chassis 432202638240 .


Material

Hole diameter
Contacts
copper-clad phenolic resin bonded paper with punched holes
1.3 mm
$1 \times 23$, gold plated, pitch 0.2 inch

## EXPERIMENTERS' PRINTED-WIRING BOARD

This experimenters' printed-wiring board is very suitable for circuit blocks of the 100 kHz - and 1 -Series.
It fits the mounting chassis 432202638240 .


Material

Grid pitch
Hole diameter
Contacts
copper-clad phenolic resin bonded paper with punched holes
5.08 mm ( 0.2 inch)
1.3 mm
$1 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD

This printed-wiring board for 100 kHz - and 1 -Series circuit blocks can accommodate 8 horizontally mounted blocks. Combination of circuit blocks with discrete components is easily possible on this board.
It fits the mounting chassis 432202638240 .


Material

Hole diameter
Contacts
copper-clad phenolic resin bonded paper with plated-through holes
1.2 mm
$1 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD

This printed-wiring board is intended for mounting circuit blocks of the $100 \mathrm{kHz}-$ and 1-Series. It fits the mounting chassis 432202638240 .


## Material

Hole diameter
Contacts
copper-clad phenolic resin bonded paper with plated-through holes
1.2 mm
$1 \times 23$, gold plated, pitch 0.2 inch

## EXPERIMENTERS' PRINTED-WIRING BOARD

This experimenters' printed-wiring board (with extractor) is very suitable for circuit blocks of the 100 kHz - and 1 -Series.
It fits the mounting chassis 432202638230 .


Material

Grid pitch
Hole diameter
Contacts
phenolic resin bonded paper with holes; on both sides are copper lands around each hole
5.08 mm ( 0.2 inch)
1.3 mm
$2 \times 22$, gold plated, pitch 0.156 inch

## EXPERIMENTERS' PRINTED-WIRING BOARDS

These experimenters' printed-wiring boards (with extractor) are very suitable for circuit blocks of the 100 kHz - and 1 -Series. They fit the mounting chassis 432202638240 .


Catalogue number
Material

Grid pitch
Holes

Contacts

432202638630
phenolic resin bonded paper

432202638690 glass epoxy
5.08 mm ( 0.2 inch)
diameter 1.3 mm ; on both sides of the board are copper lands around each hole $2 \times 23$, gold plated, pitch 0.2 inch

## LOCKING TAG



Circuit blocks of the 100 kHz - and 1 -Series mounted parallel to the printed-wiring board can be secured rigidly by means of this small tag, which permits soldering in a standard 1.3 mm diameter hole. The minimum supply quantity is 1000 pieces.

## STICKERS

These are drawing symbols of circuit blocks printed on self-adhesive, transparent material. They can be used for fast preparation of system drawings. The drawing symbols are as shown on the data sheets of the relevant circuit blocks.
The stickers are available in rolls, each containing 1000 drawing symbols of the same type of circuit block. Each sticker can be separately detached from the roll, without cutting.

| for circuit block <br> of type | catalog number of a <br> roll with 1000 stickers |
| :--- | ---: |
| FF 1 | 432202635780 |
| FF 2 | 432202635790 |
| FF 3 | 432202635800 |
| FF 4 | 432202635810 |
| 2.3.N 1 | 432202635820 |
| 2.2.N 1 | 432202635830 |
| 2.3.P 1 | 432202635840 |
| 2.2.P 1 | 432202635850 |
| 2.PL 1 | 432202635860 |
| 2.PL 2 | 432202635880 |
| EF 1/IA 1 | 432202635890 |
| 2.EF 1 | 432202635900 |
| 2.IA 1 | 432202635910 |
| 2.EF 2 | 432202635920 |
| 2.IA 2 | 432202635930 |
| 2.GI 1 | 432202634620 |
| PS 1 | 432202635950 |
| PS 2 | 432202636820 |
| PR 1 | 432202636830 |
| OS 1 | 432202635960 |
| OS 2 | 432202635980 |
| PD 1 | 432202630710 |
| PA 1 | 432202607760 |
|  |  |

## Circuit blocks

 forferrite core memory drive

## INTRODUCTION

In the development and manufacture of magnetic core memories it is essential to have a profound knowledge of the specific characteristics and requirements that are imposed on the core drive circuits.
These circuits should perform their functions with accuracy, efficiency and reliability and this can be met by a proper design and care in manufacture. The different properties of the various cores as well as their responses, dependent on the number of cores per matrix plane and the number of planes per stack, make great demands on those responsible for the design of the complete system and in particular the development of the basic circuits.

The core drive units in this series have been designed especially for properly performing the specific functions in magnetic core memories, such as the sense amplifier, the selection switch, the selection gate and the pulse generator. They should be used in conjunction with 100 kHz -series circuit blocks.

The following four circuit blocks for driving and reading core memories are available:

| description | abbreviation | catalog number | page |
| :--- | :---: | :---: | :--- |
| dual selection switch | 2. SS1 | 272200114001 | C5 |
| selection gate | SG1 | 272200104001 | C9 |
| pulse generator | PG1 | 272200112001 | C11 |
| read amplifier | RA2A | 272200109011 | C15 |

These circuit blocks have been developed as a part of the complete range of standard 100 kHz circuit blocks. For this reason reference is made to the section "Circuit Blocks 100 kHz Series" for CONSTRUCTION and TEST SPECIFICATION.

## DUAL SELECTION SWITCH

## Colour: blue

The unit $2.5 S 1$ contains two identical circuits designed to operate as current switches in series with the drive wires of a ferrite-core memory.

The switching of the $n-p-n$ output transistor is controlled by a d.c. input level applied to a built-in pre-amplifier stage.
Frequency range

$$
: 0-100 \mathrm{kHz}
$$

Ambient temperature range:

| operating | 0 to $60{ }^{\circ} \mathrm{C}$ |
| :--- | :--- |
|  | -25 to 75 |

storage
Weight

$$
-25 \text { to } 75^{\circ} \mathrm{C}
$$

: approx. 20 g
drawing symbol


## CIRCUIT DATA

## Fig 1



Terminal $1=W_{1}=$ control input 1
$2=W_{2}=$ control input 2
$3=\mathrm{N}=$ supply -6 V
$4=L_{2}=$ current supply $T 2$
$5=\mathrm{L}_{1}=$ current supply Tl
$6=R_{2}=$ switch 2 in
$7=\mathrm{S}_{1}=$ switch 1 out
$8=\quad=$ not connected
$9=S_{2}=$ switch 2 out
$10=R_{1}=$ switch 1 in

## Power supply

Terminal $3: V_{N}=-6 \mathrm{~V} \pm 2 \%, \quad-I_{N}=8 \mathrm{~mA}$ (nominal value)
Terminals 4 and 5 via a current stabilisation circuit (either resistor or transistor) to $\mathrm{V}_{\mathrm{P}}$.
$V_{P}=+6 V \pm 2 \%, \quad I_{P}=\max 25 \mathrm{~mA}$ each terminal
Terminals 6 and $10: I_{\text {RS }}$ see output data

## APPLICATION DATA

The unit is normally used in combination with other standard circuit blocks for ferrite-core memory operation.

Control input (W-terminals)
The W terminals are directly connected to the output terminals of the driving selection gate SGI.
Line input (L-terminals) ${ }^{*}$
The $L$ terminals are connected to a current source which can be common to all selection switches operating at the same side of the core matrix (Fig 2).
For the selection switches operating at the negative supply voltage side of the matrix (terminals 5 of both units $2 . \mathrm{SS} 1$ in Fig 2):

Required current

$$
I_{\mathrm{L}}=\text { approx. } 15 \mathrm{~mA}(16 \mathrm{~mA})^{* *}
$$

Note - Usually a $620 \Omega \pm 5 \%(510 \Omega \pm 5 \%)^{* *}$ resistor is used between the inter-connected $L$ terminals and the +6 V supply.

For the selection switches operating at the positive supply voltage side of the matrix (terminals 4 of both units $2.5 S 1$ in Fig 2):
Required current

$$
\mathrm{I}_{\mathrm{L}}=\text { approx. } 23 \mathrm{~mA}(25 \mathrm{~mA})^{* *}
$$

Notes - Usually a grounded base transistor(e.g. type ASY 80) with a collector resistor of $47 \Omega \pm 5 \%$ and an emitter resistor of approx. $270 \Omega \pm 5 \%(220 \Omega \pm 5 \%)^{* *}$ is used between the interconnected L terminals and the +6 V supply.

* $I_{L}=0 \mathrm{~mA} \quad T_{1}$ and $T_{2}$ non-conducting
$\mathrm{I}_{\mathrm{L}}=16 \mathrm{~mA} \quad \mathrm{~T}_{1}$ conducting
$\mathrm{I}_{\mathrm{L}}=25 \mathrm{~mA} \quad \mathrm{~T}_{2}$ conducting
$\mathrm{I}_{\mathrm{L}}=41 \mathrm{~mA} \quad \mathrm{~T}_{1}$ and $\mathrm{T}_{2}$ conducting
** The values between brackets are given with respect to a switch current of 310 mA .
- For memories in which the group selection principle is applied a voltage of max. 2 V can be tolerated across the drive wire during the switching-on of the drive current.


## Output (R- and S-terminals)

The output terminals are connected in series with a group of drive wires.
Selection switch conducting
Current

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{RS}}=\max \cdot 250 \mathrm{~mA}(310 \mathrm{~mA})^{* *} \\
& \mathrm{~V}_{\mathrm{RS}}=\max \cdot 0.8 \mathrm{~V} \text { peak }
\end{aligned}
$$

Selection switch non-conducting
Current


Fig. 2

Notes - When a current is flowing towards the unit, the positive sign is used.

- Unless differently specified, all voltage and current figures quoted represent absolute limiting values.
** The values between brackets are given with respect to a switch current of 310 mA .


## SELECTION GATE

## Colour: orange

The unitSG1 is designed to perform a two-level AND operation between address register and selection switches in ferrite-core memories.
The W input AND gate which decodes the selection register information, is followed by a twin two-input AND gate to perform the Read/Write control function.

Frequency range $\quad: 0-100 \mathrm{kHz}$
Ambient temperature range:

$$
\begin{aligned}
& \text { operating } 0 \text { to }+60^{\circ} \mathrm{C} \\
& \text { storage }-25 \text { to }+75^{\circ} \mathrm{C}
\end{aligned}
$$

Weight
: approx. 20 g
drawing symbol


## CIRCUIT DATA



$$
\text { Terminal } \begin{aligned}
& 1=W_{1}=\text { address }- \text { selection } \\
& 2=W_{2}=\text { address }- \text { selection } 1 \\
& 3=W_{3}=\text { address }- \text { selection } \\
& 4=W_{4}=\text { address }- \text { selection } 3 \\
& 5=W_{5}=\text { address }- \text { selection } 4 \\
& \text { input } 5 \\
& 6=L_{1}=\text { Read } / W \text { rite control input } 1 \\
& 7=L_{2}=\text { Read } / \text { Write control input } 2 \\
& 8=N=\text { supply }-6 \mathrm{~V} \\
& 9=Q_{2}=\text { output } 2 \\
& 10=Q_{1}=\text { output } 1
\end{aligned}
$$

## Power supply

$$
\text { Terminal } 8: V_{N}=-6 \mathrm{~V} \pm 2 \%, \quad-I_{N}=2 \mathrm{~mA} \text { (nominal value) }
$$

## APPLICATION DATA

The unit is normally used in combination with the dual selection switch 2.SS 1 and other circuit blocks for ferrite-core memory operation.

Selection input (W-terminals)
The $W$ terminals are connected to the flip-flops in the address selection register. Depending on the size of the memory, this connection is done directly or via adequate amplifier stages.

Voltage

$$
\begin{aligned}
-V_{W} & =\max 0.2 V \\
I_{W} & =\min 1 \mathrm{~mA} \text { at } V_{W}=0 \mathrm{~V}
\end{aligned}
$$

Read/Write control input (L-terminals)
The $L_{1}$ and $L_{2}$ terminals are connected to opposite voltage levels, normally derived from a Read/Write control flip-flop. Depending on the memory capacity, the interconnected $L_{1}$ respectively $L_{2}$ terminals are driven directly or via a 2.IAI-2.IA2 amplifier chain.

Voltage
Required current

$$
\begin{aligned}
-V_{L} & =\max 0.2 \mathrm{~V} \\
\mathrm{I}_{\mathrm{L}} & =\min 1 \mathrm{~mA} \text { at } V_{\mathrm{L}}=0 \mathrm{~V}
\end{aligned}
$$

Output (Q-terminals)
The $Q$ terminals are directly connected to the $W$ terminals of the driven dual selection switch (2.SS1).

Notes - When a current is flowing towards the unit, the positivesign is used.

- Unless differently specified, all voltage and currént figures quoted represent absolute limiting values.


## PULSE GENERATOR

Colour: green

The unit PG 1 has been designed to operate as a drive current switch for the drive ( $X$ and $Y$ ) wires and the inhibit ( $Z$ ) wires of a ferrite-core memory.

The switching of the $n-p-n$ output transistor is controlled by an input level change applied to a built-in pre-amplifier stage.

## Frequency range

 : $\quad 0-100 \mathrm{kHz}$Ambient temperature range:

Weight

$$
\begin{aligned}
\begin{array}{cl}
\text { operating } & \\
\text { storage } & -20 \text { to }+60{ }^{\circ} \mathrm{C} \\
: & -25 \text { to }+75{ }^{\circ} \mathrm{C} \\
\text { approximately } 20 \mathrm{~g}
\end{array}
\end{aligned}
$$


drawing symbol

## CIRCUIT DATA

Terminal $\quad 1=R=$ drive current input
$2=K=$ to be connected to terminal $4^{*}$
$3=\mathrm{O}=$ to be connected to terminal $4^{*}$
$4=\mathrm{S}=$ drive current output
$5=\mathrm{E}=$ common supply 0 V
$6=\mathrm{L}=$ terminal for external capacitor
$7=M=$ supply $-6 V^{*}$
$8=N=$ supply $-6 V^{*}$
$9=W=$ d.c. input
$10=A=$ trigger input

Fig 1



* Depending on the application, see Fig 4 and table "Switching and delay times".


## Power supply

Terminal 5: $\mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common
7 or $8: V_{N}=-6 V \pm 2 \%, \quad-1 N=50 m A$ (nominal value)
$\left.\begin{array}{rr}\text { Terminal } 3 \text { and } 4 \text { or } 2 \text { and } 4 \text { : see Fig } 3 a \text { or } b,-I_{S} \\ \text { Terminal } 1 & \text { : see Fig } 3 a \text { or } b, ~ I R\end{array}\right\}$ see output data PG 1

## APPLICATION DATA

The unit is normally used in combination with other standard circuit blocks, for ferrite-core memory operation.

Input circuit PG 1
The PG 1 is normally triggered by the Q-output of an IA 1 or $\mid A 2$ inverter amplifier by connecting this output to input terminal A. For proper functioning a diode must be connected between the terminals $A$ and $W$ (cathode to terminal A), see Fig 2. A positive going input signal applied to the PG1, switches the output transistor into the conducting state.

## Driving requirements of the PG 1

Driving circuit for X -and Y -wire


Driving circuit for Z -wire

Fig 2


## Output data PG 1

The outputterminals $R$ and $S$ are connected in series with a group of $X$ and $Y$ wires or a Z wire.

Pulse generator conducting

Current
Voltage

| temperature | $-20{ }^{\circ} \mathrm{C}$ | $0{ }^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: |
| IRS max $^{2}$ | 250 mA | 310 mA | 250 mA |
| $V_{\text {RS max }}$ | $1.5 \mathrm{~V}_{\text {peak }}$ | $1.7 \mathrm{~V}_{\text {peak }}$ | $1.5 \mathrm{~V}_{\text {peak }}$ |

For temperatures between $-20^{\circ}$ and $+60^{\circ}$ the maximum values for $I_{\text {RS }}$ can be found by linear interpolation.

Pulse generator non-conducting
Current

$$
\begin{aligned}
\mathrm{I}_{\mathrm{RS}} & =\max \\
\text { at } \mathrm{V}_{\mathrm{RS}} & =\max
\end{aligned} \quad 15 \mathrm{~mA} .5 \mathrm{~V} \text { peak }
$$

To adapt the current IRS to the drive current requirements of the $X, Y$ and $Z$ wires an external resistor has to be inserted in the circuit in series with the above mentioned wires. Two alternative circuits are given below.


Switching and delay times (for orientation only)
The duration of the output pulse depends on the duration of the input pulse. When short output pulses are required $\mathrm{V}_{\mathrm{N}}$ has to be connected to the terminals 3,4 and 7 (Fig. 4a) and for wider output pulses to 2, 4 and 8 (Fig. 4b).
The switching and delay times given below, apply for the driving circuits shown in Fig. 4a and 4b.


Fig. 4a dRIVINg CIRCUIT FOR $x$-AND $y$ Wire


Fig. 4a Fig. 4b
Input pulse duration
Repetition frequency
Fall delay
Fall time
Output pulse duration
Rise delay Rise time


Notes - When a current is flowing towards the unit, the positive sign is used.

- Unless differently specified, all voltage and current figures quoted represent absolute limiting values.


## READ AMPLIFIER

Colour: yellow

This read - or sense amplifier, consisting of two circuit blocks of standard dimensions called RA 2 A and RA 2 B, is designed to amplify the signals originating from the sense wire of ferrite-core memories.
The unit RA 2 A, to which the sense voltage is applied, contains a pre-amplifier circuit and a full wave rectifier circuit.
The input is balanced, so either positive going or negative going input signals can be applied.
Its output signal is applied to the input of the second unit RA 2 B, which contains a strobing circuit as well as a pulse stretching circuit. The output of the RA 2 B can be used directly to set a flip-flop of the 100 kHz range on its W -input terminal.
Ambient temperature range:

$$
\begin{array}{cc}
\text { operating } & 0 \text { to }+60{ }^{\circ} \mathrm{C} \\
\text { storage } & -25 \text { to }+75{ }^{\circ} \mathrm{C} \\
& \text { approx. } 2 \times 20 \mathrm{~g}
\end{array}
$$

Weight


Drawing symbols

## Terminal Location

RA 2 A:
$\left.\overline{\text { Terminal } 1} \begin{array}{rl}1 & =W_{1} \\ 2 & =W_{2}\end{array}\right\}$ input
3 = not connected
$4=W_{3}=$ terminal for external resistor
$5=K_{1}=$ to connect to terminal 5 of RA 2 B
$6=$ not connected
7 = not connected
$8=\mathrm{N}=$ supply -6 V
$9=P=$ supply +6 V $10=\mathrm{E}=$ common supply 0 V

RA 2 B:
Terminal $1=$ not connected
2 = not connected
3 = not connected
4 = not connected
$5=K_{2}=$ to connect to terminal 5 of RA 2 A
$6=Q=$ output
$7=S=$ input STROBE pulse
$8=\mathrm{N}=$ supply -6 V
$9=\mathrm{P}=$ supply +6 V
$10=\mathrm{E}=$ common supply 0 V

## Power Supply

RA 2 A:
Terminal $\left.\begin{array}{rl}8 & =V_{N}=-6 V \pm 5 \%, \quad-I_{N}=12.8 \mathrm{~mA} \\ 9 & =V_{P}=+6 \mathrm{~V} \pm 5 \%, \quad I_{P}=11.5 \mathrm{~mA}\end{array}\right\}$ nominal values
$10=V_{E}=0 V$ common

## RA 2 B:

$\left.\begin{array}{rl}\text { Terminat } 8 & =V_{N}=-6 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=15.3 \mathrm{~mA} \\ 9 & =\mathrm{V}_{P}=+6 \mathrm{~V} \pm 5 \%, \quad \mathrm{I}_{\mathrm{P}}=9.1 \mathrm{~mA}\end{array}\right\}$ nominal values $10=V_{E}=0 V$ common

Notes - The data given apply to the most adverse supply voltages for a combination of units, namely $V_{N}=-5.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{P}}=+6.3 \mathrm{~V}$.

- The temperatures $0^{\circ} \mathrm{C}$ and $+60^{\circ} \mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.


## INPUT DATA

Input impedance between $W_{1}$ and $W_{2}$ terminals: approx. $250 \Omega$
Input voltage:
W-terminals:
Transistor $T_{3}$ conducting : $\quad V_{W_{1}} W_{2}=\max 8.5 \mathrm{mV}$
Transistor $\mathrm{T}_{3}$ non-conducting: $\quad V W_{1} W_{2}=\min 27 \mathrm{mV}$

The sensitivity of the read amplifier RA 2 A can be adjusted with the aid of an external resistor between terminal $W_{3}$ and $V_{N}$ or $V p$. The resistor connected to $V_{N}$ decreases the sensitivity (absolute min. value is $1.6 \mathrm{k} \Omega$ ), whilst the resistor connected to $V_{p}$ increases the sensitivity (absolute min . value is $15 \mathrm{k} \Omega$ ). This permits a sensitivity adjustment to match the threshold level of the read amplifier (where transistor $\mathrm{T}_{3}$ starts to conduct) to the output sense voltage of a certain memory stack.

S-terminals:
Transistor $T_{4}$ conducting $:-V_{S}=\min .3 .24 \mathrm{~V}, I_{S}=\max .100 \mu \mathrm{~A}$
$=\max .-V_{N}$
Transistor $T_{4}$ non-conducting: $-V_{S}=\max .0 .85 \mathrm{~V}$
$=\min .0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=\max .2 .5 \mathrm{~mA}$

## OUTPUT DATA

When $K_{1}$-terminal of the RA $2 A$ is connected to the $K_{2}$-terminal of the RA 2 B, transistor T 6 of the latter will be in the non-conducting state, as soon as transistor $T_{3}$ of RA 2 A as wel as transistor $\mathrm{T}_{4}$ of RA 2 B have reached their cut-off state. This situation is required for setting a FF1, FF2, FF3 or FF4 on its input W - terminal.

Transistor $T_{6}$ of RA 2 B non-conducting:
Voltage $\quad-V_{Q}=\min .0 .4 V\left(\right.$ at $\left.I_{Q}=2 \mathrm{~mA}\right)$
Duration of the output pulse $\quad{ }^{\dagger} Q=\min .1 .0 \mu \mathrm{~s}$ $=\max .2 .3 \mu \mathrm{~s}$

Transistor $T_{6}$ of RA 2 B conducting:
Max. permissible voltage at output terminal $Q$ is +5 V
$A t-V_{Q}=0.4 V \quad-I_{Q}=\max .70 \mu \mathrm{~A}$
The figure below elucidates the two situations, namely transistor $T_{6}$ of the RA 2 B conducting or cut-off. Its state is determined by the fact whether the input voltage $\mathrm{V}_{W} W_{2}$ and the strobe pulse $V_{S}$ meet their respective minimum requirements.


## GENERAL REQUIREMENTS

## Inhibit Current

1) The rise time $t_{r}$ and fall time tf of the current IZ through the inhibit wire should have such a slope, that the induced voltage on the sense wire meets the condition:
${ }^{\dagger}{ }_{1}=\dagger_{2}=\max . \quad 1.5 \mu \mathrm{~s} \quad$ at $V_{i}=$ $27 \mathrm{mV} \pm 1 \mathrm{mV}$
2) The minimum recovery time $t_{r e c}$ between the inhibit pulse and the read pulse has to be $\min .5 \mu \mathrm{~s}$ for ${ }^{1} 1=t_{2}=\max .1 .5 \mu \mathrm{~s}$ at $V_{i}=27 \mathrm{mV} \pm 1 \mathrm{mV}$. (recovery time RA 2 A)

## Strobe Pulse

1) The minimum time between two successive strobe pulses has to be $\min .9 \mu \mathrm{~s}$.
(recovery time RA 2 B)
2) When $V W_{1} W_{2}=\min 27 \mathrm{mV}$ and $-V_{S}=\max 0.85 \mathrm{~V}$ a negative going output pulse is generated on the output terminal of the RA 2 B . The coincidence of the input voltage VWIW2, measured between the times $\dagger 1$ and ${ }^{2} 2$, and the strobe pulse $V_{S}$, measured at the $90 \%$ level, $v_{s}$ has to be $\min 300 \mathrm{~ns}$.
The two extreme situations are elucidated in the figure beside.
3) When however the sense wire is also carrying interference or disturbing signals, the strobe pulse VS has to be situated very precisely with respect to the input voltage VWIW2.


# Circuit blocks 

10-Series

## INTRODUCTION

The " 10 -series" presents a range of circuit blocks, developed to meet the requirements of the industry for machine-control, process control, data handling, meas-uring- and signalling systems. With this " 10 -series", systems are designed and built quickly, economically and with the utmost reliability.

The " 10 -series" offers a complete range, consisting of various logic elements together with all necessary auxiliary units including timers, pulse shapers, input and output devices. Moreover, all accessories for a quick and easy construction of equipment are available e.g. power supplies, printed-wiring boards, etc., see section "ACCESSORIES FOR CIRCUIT BLOCKS 10-SERIES".

## Types of circuit blocks

In this series the following units and assembled panels are available:

| description | abbreviation | catalog number | page |
| :--- | :--- | :--- | :--- |
| Dual positive gate inverter amplifier | 2 . GI 10 | 272200408001 | D17 |
| Dual positive gate inverter amplifier | 2 .GI 11 | 272200408011 | D21 |
| Dual positive gate inverter amplifier | 2 .GI 12 | 272200408021 | D25 |
| Flip-flop | FF 10 | 272200400001 | D29 |
| Flip-flop | FF 11 | 272200400011 | D33 |
| Flip-flop | FF 12 | 272200400021 | D39 |
| Dual trigger gate | 2. TG 13 | 272200415001 | D45 |
| Dual trigger gate | 2. TG 14 | 272200415011 | D49 |
| Quadruple trigger gate | 4. TG 15 | 272200415021 | D53 |
| Timer unit | TU 10 | 272200418001 | D57 |
| Gate amplifier | GA 11 | 272200417001 | D63 |
| One-shot multivibrator | OS 11 | 272200410011 | D69 |
| Pulse driver | PD 11 | 272200413011 | D75 |
| Pulse shaper | PS 10 | 272200411001 | D81 |
| Relay driver | RD 10 | 272200416001 | D85 |
| Relay driver | RD 11 | 272200416011 | D89 |
| Power amplifier | PA 10 | 272203200021 | D93 |
| Printed-wiring board for PA 10 | PAA 10 | 432202638680 | D219 |
| Numerical indicator tube driver | ID 10 | 272200420001 | D97 |
| Decade counter/numerical indicator |  |  |  |
| tube driver assembly | DCA 10 | $2722009020 .$. | D103 |
| Dual decade counter/numerical |  |  |  |
| indicator tube driver assembly | 2. DCA 11 | $2722009020 \ldots$ | D123 |
| Dual decade counter assembly | 2. DCA 12 | $2722009020 .$. | D141 |


| description | abbreviation | catalog number | page |
| :--- | :--- | :--- | :---: |
| Reversible decade counter/numerical |  |  |  |
| indicator tube driver assembly | BCA 10 | $2722009021 .$. | D161 |
| Dual shift register assembly | 2.SRA 10 | 272200903001 | D189 |
| Reversible shift register assembly | RSR 10 | 272200903011 | D201 |

A number of static input and output devices can be used in conjunction with 10 -series circuit blocks, see chapter INPUT/OUTPUT DEVICES.

Economic equipment design and construction are inherent to the following features:

- all circuits are compatable with little circuit diversity permitting simple and direct intercomnections of the blocks within the range
- high "fan-out" figures and built-in logic facilities reduce the total number of blocks in a system considerably. They also facilitate later additions and modifications
- easy to use loading table enables the system design to be completed quickly
- the possibility of extending gate-, trigger-, and set-inputs makes the circuit blocks particularly valuable, where flexibility in equipment design is required
- input and output currents of the blocks are designed in a way that external components are unnecessary. Only for extension of the number of inputs, diodes have to be mounted externally
- the uniformity of terminal configuration reduces the time for interwiring the blocks and facilitates the design of printed-wiring boards

Outstanding reliability has been secured by:

- "worst-case" design of all circuits, where calculations have been performed with end-of-life data of all components
- use of professional semi-conductors
- careful testing and inspection of individual components and assemblies before, during and after manufacture
- quality control on running factory production, which ensures a product of equal and high quality
- built-in threshold against interference, which render the " 10 -series" particularly attractive for use in industrial environments
- printed-wiring circuits with plated through holes; the encapsulation and sealing techniques give the circuit block virtual immunity from the effects of humidity, vibration and shock

For detailed design and application information the publication "Design with 10 -series Circuit blocks" should be consulted.

## CONSTRUCTION

A circuit block is a small encapsulated unit containing a basic electronic circuit, designed to accept and operate upon a specific type of input signal and to produce a specific type of electrical output. A number of different blocks can be combined to form larger parts of electronic systems.
The blocks are housed in standard cases of two different heights.
The maximum overall dimensions are:
High standard case $54.85 \mathrm{~mm} \times 14.70 \mathrm{~mm} \times 27.00 \mathrm{~mm}$
Low standard case $54.85 \mathrm{~mm} \times 14.7 .0 \mathrm{~mm} \times 19.50 \mathrm{~mm}$
Both cases have 19 terminals, protruding the bottom side of the cases in two rows.
The distance between the two rows is $5.08 \mathrm{~mm} \pm 0.1$ ( $0.2^{\prime \prime}$ ) and the distance between the wires in one row is $5.08 \mathrm{~mm} \pm 0.1\left(0.2^{\prime \prime}\right)$, in accordance with the IEC standard hole grid for printed-wiring boards.

The unit can be mounted in any position.
To insulate the metal can electrically from the printed-wiring conductors for vertical and horizontal mounting on a printed-wiring board the terminal side of the unit is equipped with a plastic sleeve; for horizontal mounting the top side of the unit can be mechanically secured to the board with the aid of a special locking cap.


7Z49269

High standard case


Low standard case


Assembled printed-wiring board

## CHARACTERISTICS

## Temperature range

Operating temperature: $-25^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$.
For temperatures below $0^{\circ} \mathrm{C}$, derated output data are issued in the individual data sheets. Storage temperature: $-55^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$.

## Count rate

For a.c. logic applications: approx. 30 kHz
For d.c. logic applications: approx. 65 kHz
Power supply

| terminals |  | operating |
| :---: | :---: | :---: |
| 9 | $V_{N}$ | $-12 \mathrm{~V} \pm 5 \%$ |
| 10 | $\mathrm{~V}_{\mathrm{E}}$ | 0 V common |
| 19 | $\mathrm{~V}_{\mathrm{P}}$ | $+12 \mathrm{~V} \pm 5 \%$ |

The average power dissipation of the logic blocks is 50 to 100 mW .
$\underline{L}$ Logic levels

State "1"
State "0"

| operating |  | limiting values |  |
| :---: | :---: | :---: | :---: |
| maximum | minimum | diode inputs | outputs |
| $V \mathrm{Vp}$ | $2 / 3 \mathrm{Vp}$ | 13 V | 15 V |
| +0.3 V | 0 V | -2 V | 0 V |

## TEST SPECIFICATIONS

Before and during manufacture samples of circuit blocks are regularly subjected to the following tests:

1. Vibration test according to method 201A of MIL-STD-202. Frequency $10-55 \mathrm{~Hz}$, with amplitude of 0.76 mm .
2. Shock test according to method 202A of MIL-STD-202. Acceleration 50 g in 3 perpendicular directions.
3. Temperature-cycling test according to method 102A of MIL-STD-202. Condition D, 5 cycles from $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
4. Accelerated humidity test according to method 106A of MIL-STD-202. 10 cycles as indicated in Fig. 1 page 2 of method 106A.
5. Long-term humidity test according to MIL-STD-202, method 1034. Units not operating. Duration 56 days at $40^{\circ} \mathrm{C}$ and relative humidity $95 \%$. Measurements after 7, 14, 28 and 56 days.
6. As item 5, but units operating under the most unfavourable electrical conditions regarding supply voltages, output load and input characteristics.
7. Long-term test at maximum temperature according to method 108 of MIL-STD-202.
Test condition E, $55^{\circ} \mathrm{C}$ during 1500 hours.
Units operating under the most unfavourable electrical conditions.
Measurements after 250,500, 1000 and 1500 hours.
8. Terminals tested on strength, tests on mounting, soldering, lacquer and coding.

## TIME DEFINITIONS

1 Fall time: $\mathrm{t}_{\mathrm{f}}$
The time in which the input- respectively output voltage changes from $2 / 3 V_{p}$ to 0.5 V .


## 2 Fall delay: $\mathrm{t}_{\mathrm{fd}}$

The time, between the 0.5 V -points of the negative-going transients of the input- and output voltages.
This fall delay $\mathrm{tfd}_{\mathrm{d}}$ is related to:
a) Gate invertors (GI's) the input- and output voltage, the latter measured over 2 stages.
b) Flip-flops (FF's) the input voltage and the negative-going output voltage.


3 Trigger input data FF's and TG's
$t_{f}=$ fall time
${ }^{t_{p}}=$ pulse duration
$t_{g s}=$ trigger gate setting time


## 4 Set/reset input data FF's

${ }^{\dagger}{ }_{p}=$ the duration of the set/reset (S)-pulse
$t_{\text {rec }}=$ the recovery time, which is the time between the successive pulses on the different S-terminals of a flip-flop.


5 Inhibiting time between S - and T-signals of FF's
a) ${ }_{s t}=$ the inhibiting time between a set(S)-signal and a successive trig-ger(T)-signal of a flip-flop.
b) $t_{\text {ts }}=$ the inhibiting time between a trigger $(T)$-signal and a successive set(S)-signal of a flip-flop.



6 Trigger gate setting-time : $\mathrm{t}_{\text {gs }}$
The time the gate(G)-signal shall be present in advance to open the gate for the trigger $(T)$-signal.


7 Trigger gate inhibiting time : ${ }^{\text {gi }}$ The time the gate(G)-signal shall be present in advance to close the gate for the trigger $(T)$-signal.


8 Input data $\mathrm{GI}^{\prime}$ s
${ }_{\mathrm{p} 1}=$ the duration of "positive low" input signals
${ }^{\dagger} p 2=$ the duration of "positive high" input signals


## INPUT AND OUTPUT DATA

INPUT DATA

| unit | terminal | note | direct current | transient charge |
| :---: | :---: | :---: | :---: | :---: |
| FF11, FF12 | $\int G$ |  | 1.1 mA | 1.2 nC |
| 2.TG13, 2.TG14, 4.TG15 | T | gate open | 1.1 mA | 3.4 nC |
| FF10, FFl1, FFl2 | S |  | 1.95 mA | 2.8 nC |
| 2.GI 10, 2. GI 11, 2. GI 12 | G |  | 1.1 mA | 2.1 nC |
| GA11 | G |  | 1.1 mA | 1.2 nC |
| OS 11 | $\left\{\begin{array}{l}G \\ T\end{array}\right.$ | gate open | $\begin{aligned} & 1.1 \mathrm{~mA} \\ & 1.1 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 1.2 \mathrm{nC} \\ & 2.3 \mathrm{nC} \end{aligned}$ |
| TU10, PD11 | $\left\{\begin{array}{l}\mathrm{G} \\ \mathrm{T}\end{array}\right.$ | gate open | $\begin{aligned} & 1.1 \mathrm{~mA} \\ & 1.1 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 1.2 \mathrm{nC} \\ & 3.2 \mathrm{nC} \end{aligned}$ |
| RD10,RD11 | G |  | 4.7 mA | $3.4 n C$ |
| PA10 | G |  | 5.3 mA | 5.2 nC |

OUTPUT DATA

| unit | terminal | note | direct <br> current |
| :--- | :---: | ---: | :---: |
| FF10, FF11, FF12 | transient <br> charge |  |  |
| 2.GI 10, 2. GI 11, 2. GI 12 | $Q_{1}, Q_{2}$ | 8 | 8.2 mA |
| GA11 | $Q$ | 8.2 mA | 9 nC |
| OS11 | $\left\{Q_{1}\right.$ | 62 mA | 75 nC |
| TU10 | $Q_{2}$ | 8.6 mA | 24 nC |
| PD11 | $Q$ | 12.8 mA | 29 nC |
| PS10 | $Q$ | 32 mA | 30 nC |
| RD10, RD11 | $Q$ | 100 mA | 185 nC |
| PA 10 | $Q$ | 10 mA | 39 nC |

## LOADING RULES

1 Verify that the sum of the required d.c. input currents of the driven units does not exceed the available d.c. output eurrent of the driving unit.

2 When however T-inputs are incorporated in the driven units, the transient charges must also be verified.
3 Only driven units, of which all inputs are high, do load the driving stage during the negative going transient.
4 The wiring capacitance consumes an extra charge of $0.007 \mathrm{nC} / \mathrm{pF}$.
5 T-inputs of closed gates do not require any current or charge.
6 The verifications mentioned above hold for operations at the worst combination of supply voltage tolerance ( $12 \mathrm{~V} \pm 5 \%$ ) and ambient temperature between 0 and $+55{ }^{\circ} \mathrm{C}$. For temperatures below $0{ }^{\circ} \mathrm{C}$, derating figures are issued in the individual data sheets.

## DUAL POSITIVE GATE INVERTER AMPLIFIER

The unit comprises a single input-and a double input positive diode gateinverter combination, together with one separate diode which can be used to extend the number of gate ( $G$ ) inputs on any of the two circuits at the extension gate inputs EG.
The collectors $Q$ of the two transistors are not connected with their corresponding collector resistors $R$. Therefore with the two transistors a logical operation can be performed by interconnecting the two collectors $Q$ with one collector resistor $R$. The second collector resistor $R$ must be left disconnected. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:
operating
Weight
Case

terminal location
-25 to $+55^{\circ} \mathrm{C}$
below $0{ }^{\circ} \mathrm{C}$ : derated output data
$-55^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
approx. 30 g
low standard case

drawing symbol

## CIRCUIT DATA

Terminal
$1=$ not connected $\quad 11=$ not connected
$2=$ not connected $\quad 12=$ not connected
$3=G=$ gate input $\quad 13=G=$ gate input
$4=\mathrm{G}=$ gate input $\quad 14=\mathrm{C}=$ cathode separate diode
$5=R \quad=$ connection collector resistor $15=R \quad=$ connection collector resistor
$6=Q=$ output $\quad 16=Q=$ output
$7=E G=$ extension gate input $\quad 17=E G=$ extension gate input
8 = not connected
$18=\mathrm{D}=$ anode separate diode
$9=\mathrm{N}=$ supply $-12 \mathrm{~V} \quad 19=\mathrm{P}=$ supply +12 V
$10=\mathrm{E}=$ common supply 0 V


## Power supply

Terminal 9: $\mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V}+5 \%,-1 \mathrm{~N}=0.6 \mathrm{~mA}$
$10: V_{E}=0 \mathrm{~V}$ common
$19: V_{P}=+12 V+5 \%$,
$I_{P}=2.8 \mathrm{~mA}$ (both transistors nonconducting)
$=3.9 \mathrm{~mA}$ (one transistor conducting)
$=5.1 \mathrm{~mA}$ (both transistors conducting)

The current
values are nominal

INPUT REQUIREMENTS (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified ,differently).
Transistor conducting (output level "positive low")
Voltage at all gate inputs $\quad V_{G}=\min .2 / 3 V_{P}$
$=\max . V_{P}$
Type of diodes and maximum number connected in parallel at terminal EG:
$12 \times$ AAY $21 /$ AAY 32

Transistor non-conducting (output level "positive high")
Voltage at one or more
gate inputs

$$
\begin{aligned}
\mathrm{V}_{\mathrm{G}} & =\min \cdot 0 \mathrm{~V} \\
& =\max \cdot 0.3 \mathrm{~V}
\end{aligned}
$$

Total required direct current ${ }^{-1} G D=\max .1 .1 \mathrm{~mA}$
Total required transient
charge when $V_{G}$ changes
from $2 / 3 V_{p}$ to $C .5 V$ in $1.5 \mu \mathrm{~s}-Q_{G T}=\max .2 .1 \mathrm{nC}$
Time data
Pulse duration $\left.\quad \begin{array}{l}{ }^{\dagger} \mathrm{p} 1 \\ { }_{\mathrm{p} 2}=\min .6 \mu \mathrm{~s} \\ { }_{\mathrm{p}}\end{array}\right\} \quad$ Sin. $6 \mu \mathrm{~s}, ~$ pee point $8^{\star}$
OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently).
Voltages, direct currents and transient charges

Available transient charge when $V_{Q}$ changes from $2 / 3 \mathrm{Vp}$
to $0.5 \vee$ in $1.5 \mu \mathrm{~s}$

$$
\begin{aligned}
Q_{Q T}= & \min \cdot 9 n C \\
& \min \cdot 7 \mathrm{nC}\left(T_{\mathrm{amb}}=\min \cdot-25^{\circ} \mathrm{C}\right)^{\mathrm{x*}}
\end{aligned}
$$

If 2 or 3 collectors $Q$ are paralleled, all but one collector resistor $R$ must be left disconnected. If 4 to 16 collectors $Q$ are paralleled, all but two collector resistors R must be left disconnected. In the latter case the available direct current respectively available transient charge must be reduced to: $I_{Q D}=\min .6 .7 \mathrm{~mA}$

$$
\left.\begin{array}{l}
Q_{Q T}=\min \cdot 7.4 \mathrm{nC} \\
\mathrm{l}_{Q D}=\min \cdot 5.5 \mathrm{~mA} \\
\mathrm{Q}_{\mathrm{QT}}=\min \cdot 5.4 \mathrm{nC}
\end{array}\right\} \begin{aligned}
& \left(T_{\mathrm{amb}}=\right. \\
& \left.\min -25^{\circ} \mathrm{C}\right)^{\star \star}
\end{aligned}
$$

Transistor non-conducting
(output level "positive high")

Voltage

$$
\begin{aligned}
V_{Q} & =\min \cdot 2 / 3 V_{p} \\
& =\max \cdot V_{p}
\end{aligned}
$$

*Of section "Time definitions 10 -series circuit blocks". ** Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.

## Time data

Fall time
Fall delay

$$
\begin{array}{ll}
\mathrm{t}_{\mathrm{f}} & =\max .1 .5 \mu \mathrm{~s} \\
\mathrm{t}_{\mathrm{fd}} & =\max \cdot 3
\end{array}
$$

Maximum wiring capacitance 200 pF .
*) Of section "Time definitions 10 -series circuit blocks".

## DUAL POSITIVE GATE INVERTER AMPLIFIER

The unit comprises a single input-and a triple input positive diode gate-inverter combination, together with two separate diodes which can be used to extend the number of gate (G) inputs on any of the two circuits at the extension gate inputs EG.
The collectors $Q$ of the two transistors are not connected with their corresponding collector resistor $R$. Therefore with the two transistors a logical operation can be performed by interconnecting the two collectors $Q$ with one collector resistor $R$. The second collector resistor $R$ must be left disconnected. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55^{\circ} \mathrm{C}$
below $0{ }^{\circ} \mathrm{C}$ : derated output data
$-55^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
approx. 40 g
high standard case

terminal location

drawing symbol

## CIRCUIT DATA

Terminal
$1=G$ = gate input
$11=G=$ gate input
$2=G=$ gate input
$12=$ not connected
$3=G=$ gate input
$13=C=$ cathode separate diode
4 = not connected
$5=R \quad$ = connection collector resistor
$14=C$ = cathode separate diode
$15=R \quad=$ connection collector resistor
$6=Q=$ output
$16=Q=$ output
$7=E G=$ extension gate input
$17=\mathrm{EG}=$ extension gate input
$8=\mathrm{D}=$ anode separate diode
$18=\mathrm{D}=$ anode separate diode
$9=\mathrm{N}=$ supply -12 V
$19=\mathrm{P}=$ supply +12 V
$10=\mathrm{E}=$ common supply 0 V


Power supply
Terminal 9: $\mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \%,{ }_{-1} \mathrm{I}_{\mathrm{N}}=0.6 \mathrm{~mA}$

$$
10: V_{E}=0 \mathrm{~V} \text { common }
$$

$$
19: V_{p}^{L}=+12 V+5 \%
$$

$I_{P}=2.8 \mathrm{~mA}$ (both transistors non-conducting)
$=3.9 \mathrm{~mA}$ (one transistor conducting)
$=5.1 \mathrm{~mA}$ (both transistors conducting)

INPUT REQUIREMENTS (at $V_{P}=11.4 \mathrm{~V}$ and $V_{N}=-12.6 \mathrm{~V}$ un less specified differently).
Transistor conducting (output level "positive low").
Voltage at all gate inputs $\quad V_{G}=\min .2 / 3 V_{p}$ $\max . V_{p}$
Type of diodes and maximum number connected in parallel at terminal EG:
$12 \times$ AAY21/AAY32

Transistor non-conducting(output level "positive high").
Voltage at one or more

$$
\text { gate inputs } \quad \begin{aligned}
\mathrm{V}_{\mathrm{G}} & =\min .0 \mathrm{~V} \\
& =\max \cdot 0.3 \mathrm{~V}
\end{aligned}
$$

Total required direct current ${ }^{-1} G D=\max .1 .1 \mathrm{~mA}$
Total required transient
charge when $V_{G}$ changes
from $2 / 3 V_{p}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-Q_{\mathrm{GT}}=\max .2 .1 \mathrm{nC}
$$

Time data
Pulse duration $\left.\quad \begin{array}{ll}\dagger_{\mathrm{p} 1} & =\min .6 \mu \mathrm{~s} \\ \dagger_{\mathrm{p} 2} & =\min .6 \mu \mathrm{~s}\end{array}\right\} \quad$ See point $8^{\star}$

OUTPUT DATA (at $V_{p}=11.4$ and $V_{N}=-12.6 \mathrm{~V}$ unless specified differently).
Voltages, direct currents and transient charges

$$
\begin{aligned}
& \text { Transistor conducting (output level "positive low") } \\
& \text { Voltage } \\
& V_{Q}=\min .0 V \\
& =\max .0 .3 \mathrm{~V} \\
& \text { Available direct current } \quad{ }^{I_{Q D}}=\min .8 .2 \mathrm{~mA} \\
& =\min \cdot \cdot 7.0 \mathrm{~mA}\left(\mathrm{~T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}\right)^{\star *}
\end{aligned}
$$

Available transient charge
when $V_{Q}$ changes from $2 / 3 V_{P}$
to $0 V$ in $1.5 \mu \mathrm{~s}$

$$
\begin{aligned}
Q_{Q T} & =\min \cdot 9 n C \\
& =\min \cdot 7 n C\left(T_{a m b}=\min \cdot-25^{\circ} \mathrm{C}\right)^{\star \star}
\end{aligned}
$$

If 2 or 3 collectors $Q$ are paralleled all but one collector resistor $R$ must be left disconnected. If 4 to 16 collectors $Q$ are paralleled, all but two collector resistors $R$ must be left disconnected. In the latter case the available direct current respectively available transient charge must be reduced to: $\mathrm{I}_{\mathrm{QD}}=\min .6 .7 \mathrm{~mA}$

$$
\left.\begin{array}{l}
Q_{Q T}=\min \cdot 7.4 \mathrm{nC} \\
\mathrm{I}_{\mathrm{QD}}=\min \cdot 5.5 \mathrm{~mA} \\
\mathrm{QQT}_{\mathrm{Q}}=\min \cdot 5.4 \mathrm{nC}
\end{array}\right\} \begin{aligned}
& \left(\mathrm{T}_{\mathrm{amb}}=\right. \\
& \left.\min -25^{\circ} \mathrm{C}\right)^{\star *}
\end{aligned}
$$

Transistor non-conducting (output level "positive high")
Voltage

$$
\begin{aligned}
V_{Q} & =\min \cdot 2 / 3 V_{P} \\
& =\max \cdot V_{P}
\end{aligned}
$$

* Of section "Time definitions 10 -series circuit blocks". $\star \star$ Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.


## Time data

| Fall time | $t_{f}$ | $=\max .1 .5 \mu \mathrm{~s}$ |
| :--- | :--- | :--- |$\quad$| See point $1^{\star}$ |
| :--- |
| Fall delay |$\quad{ }_{\mathrm{t} \mathrm{fd}}=\max .3 \mu \mathrm{~s} \quad$ See point $2^{\star}$

Maximum wiring capacitance 200 pF .

* Of section "Time definitions 10 -series circuit blocks".


## DUAL POSITIVE GATE INVERTER AMPLIFIER

The unit comprises a double input- and a quadruple input positive diode gateinverter combination, together with two separate diodes which can be used to extend the number of gate ( $G$ ) inputs on any of the two circuits at the extension gate inputs EG.
The collectors $Q$ of the two transistors are not connected with their corresponding collector resistors R. Therefore with the two transistors a logical operation can be performed by interconnecting the two collectors $Q$ with one collector resistor $R$. The second collector resistor $R$ must be left disconnected. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55^{\circ} \mathrm{C}$
below $0{ }^{\triangle} \mathrm{C}$ : derated output data
$-55^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
approx. 40 g
high standard case

terminal location

drawing symbol

## CIRCUIT DATA

Terminal $\quad 1=G=$ gate input
$2=G=$ gate input
$3=G=$ gate input
$4=G=$ gate input
$5=R \quad$ connection collector resistor
6 = Q = output
$7=E G=$ extension gate input
$8=\mathrm{D}$ = anode separate diode
$9=\mathrm{N}=$ supply -12 V
$10=\mathrm{E}=$ common supply 0 V
$11=G=$ gate input
$12=G=$ gate input
$13=C=$ cathode separate diode
$14=C$ = cathode separate diode
$15=R=$ connection collector resistor
$16=Q=$ output
$17=E G=$ extension gate input
$18=\mathrm{D}$ = anode separate diode
$19=\mathrm{P}=$ supply +12 V


Power supply
Terminal 9: $\mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \%,-1 \mathrm{~N}=0.6 \mathrm{~mA}$
$10: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common
$19: V_{p}=+12 V \pm 5 \%$,
Current values $\mathrm{I}_{\mathrm{p}}=2.8 \mathrm{~mA}$ (both transistors non-conducting) $=3.9 \mathrm{~mA}$ (one transistor conducting) $=5.1 \mathrm{~mA}$ (with transistors conducting)
are
nominal'

INPUT REQUIREMENTS (at $V_{P}=11.4 \mathrm{~V}$ and $V_{N}=-12.6 \mathrm{~V}$ unless specified differently).

Transistor conducting (output level "positive low").
Voltage at all gate inputs $\quad V_{G}=\min .2 / 3 V_{p}$ $\max . V_{P}$
Type of diodes and maximum number connected in parallel at terminal EG:
$12 \times A A Y 21 / A A Y 32$
Transistor non-conducting (output level "positive high").
Voltage at one or more gate inputs

$$
\begin{aligned}
V_{G} & =\min \cdot 0 \mathrm{~V} \\
& =\max \cdot 0.3 \mathrm{~V}
\end{aligned}
$$

Total required direct current ${ }^{-1} G D=\max .1 .1 \mathrm{~mA}$
Total required transient charge, when $V_{G}$ changes
from $2 / 3 \mathrm{Vp}$ to 0.5 V in $\quad-Q_{G T}=\max .2 .1 \mathrm{nC}$ $1.5 \mu \mathrm{~s}$

Time data
Pulse duration $\left.\quad \begin{array}{ll}{ }_{\mathrm{p} 1} & =\min .6 \mu \mathrm{~s} \\ { }_{\mathrm{p} 2} & =\min .6 \mu \mathrm{~s}\end{array}\right\}$ See point $8^{\star}$
OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently).

Voltages, direct currents and transient charges
Transistor conducting (output level "positive low")
Voltage
$V_{Q}=\min .0 \mathrm{~V}$
$=\max .0 .3 \mathrm{~V}$
Available direct current

$$
\begin{aligned}
\mathrm{I}_{Q D} & =\min \cdot 8.2 \mathrm{~mA} \\
& =\min \cdot 7.0 \mathrm{~mA}\left(\mathrm{~T}_{\mathrm{amb}}=\min \cdot-25^{\circ} \mathrm{C}\right)^{\star k}
\end{aligned}
$$

Available transient charge when $V_{Q}$ changes from $2 / 3 \mathrm{~V} P$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
\begin{aligned}
Q_{Q T} & =\min .9 \mathrm{nC} \\
& =\min .7 \mathrm{nC}\left(T_{\mathrm{amb}}=\min -25^{\circ} \mathrm{C}\right)^{\star \star}
\end{aligned}
$$

If 2 or 3 collectors $Q$ are paralleled all but one collector resistor $R$ must be left disconnected. If 4 to 16 collectors $Q$ are paralleled,

* Of section "Time definitions 10 -series circuit blocks".
** Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.
all but two collector resistors $R$ must be left disconnected. In the latter case the available direct current respectively available transient charge must be reduced to: $\mathrm{I}_{\mathrm{QD}}=\mathrm{min} .6 .7 \mathrm{~mA}$
$Q_{Q T}=\min .7 .4 n C$
$\left.\mathrm{I}_{\mathrm{QD}}=\min .5 .5 \mathrm{~mA}\right\}$
$\left.Q_{Q T}=\min .5 .4 \mathrm{nC}\right\}$

$$
\left(T_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}\right)^{k \bar{x}}
$$

Transistor non-conducting (output level "positive high")
Voltage $\quad V_{Q}=\min \cdot 2 / 3 V_{p}$
$=\max \cdot V_{P}$
Time data

| Fall time | ${ }^{\dagger} f$ | $=\max .1 .5 \mu \mathrm{~s}$ | See point $1^{\star}$ |
| :--- | :--- | :--- | :--- |
| Fall delay | ${ }^{\dagger} f d$ | $=\max .3 \mu \mathrm{~s}$ | See point 2 |

Maximum wiring capacitance 200 pF .

* Of section "Time definitions 10 -series circuit blocks". $* *$ Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.


## FLIP-FLOP

The unit comprises a set/reset bi-stable multivibrator circuit. The number of set/reset $(S)$ inputs can be extended with the aid of external diodes at the extension inputs ES.
The circuit constitutes a memory function, driven by means of a d.c. level ai the S-inputs. In conjunction with the dual trigger gates 2 TG 13 or 2 TG 14 an a.c. -driven (triggered) flip-flop can be formed, normally used in binary counters and shift registers; in conjunction with the quadruple trigger gate 4 TG 15 one stage of a bi-directional counter or bi-directional shift register is formed. Up to 10 trigger gates can be paralleled at W -inputs of the flip-flop. In these applications the Q-output terminals of the trigger gates are connected to the W -input terminals of the flip-flop FF 10.
The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

|  | operating | -25 to $+55{ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- |
|  | selow $0{ }^{\circ} \mathrm{C}:$ derated output data |  |
|  | $-55{ }^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$ |  |
| Weight |  | approx. 30 g |
| Case |  | low standard case |


terminal location

drawing symbol

## CIRCUIT DIAGRAM

Terminal $1=$ not connected
$2=$ ES $=$ extension set/reset input
$3=$ not connected
$4=W$ = extension trigger gate
$5=$ not connected
6 $=\mathbf{Q}=$ output
7 = not connected
$8=\mathrm{S}=$ set/reset input
$9=\mathrm{N}=$ supply -12 V
$10=\mathrm{E}=$ common supply 0 V
$11=$ not connected
12 = ES = extension set/reset input
$13=$ not connected
$14=W$ = extension trigger gate
$15=$ not connected
$16=Q$ = output
$17=$ not connected
$18=\mathrm{S}=$ set $/$ reset input
$19=\mathrm{P}=$ supply +12 V


Power supply

$$
\left.\begin{array}{rl}
\text { Terminal } 9: V_{N} & =-12 \mathrm{~V} \pm 5 \%,{ }^{-1} \mathrm{~N}=0.6 \mathrm{~mA} \\
10: \mathrm{V}_{\mathrm{E}} & =0 \mathrm{~V} \text { common } \\
19: \mathrm{V}_{\mathrm{P}} & =+12 \mathrm{~V} \pm 5 \%, \mathrm{I}_{\mathrm{P}}=4.8 \mathrm{~mA}
\end{array}\right\} \begin{aligned}
& \text { nominal value } \\
& \text { of the current }
\end{aligned}
$$

INPUT REQUIREMENTS (at $V_{P}=11.4 V$ and $V_{N}=-12.6 \mathrm{~V}$ unless specified differently).
Set/reset input (S-terminals)
A d.c. voltage level is applied to terminal S. A "positive low" voltage (between 0 V and 0.3 V ) drives the corresponding transistor into the non-conducting state.

Transistor conducting (output level "positive low")
Voltage

$$
\begin{aligned}
V_{S} & =\min \cdot 2 / 3 V_{P} \\
& =\max \cdot+V_{P}
\end{aligned}
$$

Type of diodes and maximum number connected in parallel at terminal ES:

$$
12 \times \text { OA } 85 / O A 95
$$

Transistor non-conducting (output level "positive high")
Voltage

$$
\begin{aligned}
\mathrm{V}_{\mathrm{S}} & =\min \cdot 0 \mathrm{~V} \\
& =\max \cdot 0.3 \mathrm{~V} \\
-^{I_{S D}} & =\max \cdot 1.95 \mathrm{~mA}
\end{aligned}
$$

Required direct current
Required transient charge when $V_{S}$ changes from $2 / 3 \mathrm{~V} / \mathrm{p}$
to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-Q_{S T}=\max \cdot 2.8 \mathrm{nC}
$$

Time data
$\left.\begin{array}{ll}\text { Pulse duration } & \dagger_{p}=\min .2 \mu \mathrm{~s} \\ \text { Recovery time }\end{array} \quad \begin{array}{l}\text { trec }=\min .15 \mu \mathrm{~s}\end{array}\right\} \quad$ See point $4^{*}$
Base-input (W-terminal)
Capacitance (wiring + output TG13/
TG14/TG15)
$\mathrm{CW}_{\mathrm{W}}=\max .100 \mathrm{pF}$
OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently).
Voltages, direct currents and transient charges
Transistor conducting (output level "positive low")
Voltage $\quad \mathrm{V}_{Q}=\min .0 \mathrm{~V}$
Avomin. 8.2 mA
Available direct current

$$
\begin{aligned}
\mathrm{I}_{Q D} & =\min .8 .2 \mathrm{~mA} \\
& =\min .6 .6 \mathrm{~mA}\left(T_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}\right)^{* *}
\end{aligned}
$$

Available transient charge, when $V_{Q}$ changes from $2 / 3 \mathrm{Vp}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
Q_{Q T}=\min _{\min \cdot 27 n C} 22 \mathrm{nC}\left(T_{\mathrm{amb}}=\min \cdot-25^{\circ} \mathrm{C}\right)^{* *}
$$

Transisior non-conducting (output lęvel "positive high")
Voltage

$$
\begin{aligned}
V_{Q} & =\min \cdot 2 / 3 V_{P} \\
& =\max \cdot V_{p}
\end{aligned}
$$

## Time data

Fall time
Fall delay

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{f}}=\max .1 .5 \mu \mathrm{~s} \\
& \mathrm{tfd}_{\mathrm{fd}}=\max .2 \mu \mu \mathrm{~s}
\end{aligned}
$$

$$
\text { See point } 1^{*}
$$

See point 2*
Maximum wiring capacitance 200 pF

* Of section "Time definitions 10 -series circuit blocks".
** Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.


## FLIP-FLOP

The unit comprises a set/reset bi-stable multivibrator circuit with built-in trigger gates. The number of set/reset inputs, gate (G) inputs as well as the trigger $(T)$ inputs can be extended by the aid of external diodes at the extension inputs ES, EG or ET respectively.
The circuit constitutes a memory function when driven by means of a d.c. level at the ES-inputs via an external diode or a negative-going trigger signal at the $T$-inputs.
In the case of trigger drive, the switching of the flip-flop can be controlled by a d.c. level applied to the built-in G-inputs (e.g. in shift registers), whilst the T-inputs are interconnected.
It can also be used as a binary divider, when the G-inputs are connected to the appropriate $Q$-outputs. With the aid of trigger gates 2 TG 13 and 2 TG 14 extra triggering facilities can be made by connecting their $Q$-outputs to the W-inputs of the flip-flop (e.g. in bi-directional shift registers and counters). With the aid of the quadruple trigger gate 4TG 15, of which the Q-output terminals are connected to the appropriate $W$-input terminals of two units FF 11, two stages of a bi-directional counter or bi-directional shift register are formed. Up to 9 extra trigger gates can be paralleled to one flip-flop. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55^{\circ} \mathrm{C}$ below $0{ }^{\circ} \mathrm{C}$ : derated output data $-55^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ approx. 40 g
high standard case

terminal location

drawing symbol

## CIRCUIT DATA

$$
\begin{array}{lll}
\text { Terminal } & 1=E G=\text { extension gate input } & 10=E=\text { common supply } 0 \mathrm{~V} \\
2=E S=\text { extension set } / \text { reset input } & 11=E G=\text { extension gate input } \\
3=E T=\text { extension trigger input } & 12=E S=\text { extension set/reset input } \\
& 1=\mathrm{W}=\text { extension trigger gate } & 13=\mathrm{ET}=\text { extension trigger input } \\
4=\mathrm{G}=\text { gate input } & 14=\mathrm{W}=\text { extension trigger gate } \\
5=\mathrm{Q}=\text { output } & 15=\mathrm{G}=\text { gate input } \\
6=\mathrm{Q} & 16=\mathrm{Q}=\text { output } \\
7=\mathrm{T}=\text { trigger input } & 17=\mathrm{T}=\text { trigger input } \\
8=\text { not connected } & 18=\text { not connected } \\
9=\mathrm{N}=\text { supply }-12 \mathrm{~V} & 19=\mathrm{P}=\text { supply }+12 \mathrm{~V}
\end{array}
$$



Power supply

$$
\text { Terminal } \left.\begin{array}{rl}
9: V_{N} & =-12 \mathrm{~V} \pm 5 \%, \\
10: \mathrm{V}_{E} & =0 \mathrm{~V} \text { common }=1.1 \mathrm{~mA} \\
19: \mathrm{V}_{\mathrm{P}} & =+12 \mathrm{~V} \pm 5 \%, \quad \mathrm{I}_{\mathrm{P}}=7.0 \mathrm{~mA}
\end{array}\right\} \begin{aligned}
& \text { nominal value } \\
& \text { of the current }
\end{aligned}
$$

INPUT REQUIREMENTS (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently).

Set/reset input (ES-terminals)
A d.c. voltage level $V_{S}$ is applied to the terminal ES via a diode (e.g. type OA 85/OA 95), the anode connected to terminal ES. A "positive low" voltage between 0 V and 0.3 V drives the corresponding transistor into the non-conducting state.

Transistor conducting (output level "positive low").


Transistor non-conducting (output level "positive high").
Voltage $\quad V_{S}=\min .0 \mathrm{~V}$

$$
\begin{aligned}
& \max .0 .3 \mathrm{~V}
\end{aligned}
$$

Required direct current $\quad{ }^{-1} I_{S D}=\max .1 .95 \mathrm{~mA}$
Required transient charge
when $\mathrm{V}_{S}$ changes from $2 / 3 \mathrm{Vp}$
to 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{Q}_{\mathrm{ST}}=\max .2 .8 \mathrm{nC}$

## Time data

$\begin{aligned} & \begin{array}{l}\text { pulse duration } \\ \text { recovery time }\end{array}\end{aligned} \quad{ }_{\dagger}{ }_{\mathrm{p}}=\min .2 \mu \mathrm{~s}, ~ \quad$ See point $4^{*}$
Time delay between Sand $T$-signals

$$
t_{t s}=\min . \quad 15 \mu \mathrm{~s}
$$

## Gate-input (G-terminals)

A d.c. voltage level is applied to terminal G. A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $2 / 3,1 p$ and $V p$ ) opens the gate.

## Gate open

Voltage

$$
\begin{aligned}
V_{G} & =\min \cdot 2 / 3 V_{p} \\
& =\max \cdot V_{P}
\end{aligned}
$$



Gate extension input EG: max number of parallel input diodes: $6 \times$ OA85/OA95


Gate extension input EG: with only one input diode at EG

## Gate closed

Voltage
Required direct current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{G}} & =\min \cdot 0 \mathrm{~V} \\
& =\max \cdot 0.3 \mathrm{~V} \\
{ }^{-1} \mathrm{I}_{\mathrm{GD}} & =\max \cdot 1.1 \mathrm{~mA}
\end{aligned}
$$

*Of section "Time definitions 10 -series circuit blocks".

Required transient charge, when $V_{G}$ changes from
$2 / 3 \mathrm{VP}$ to 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{Q}_{\mathrm{GT}}=\max .1 .2 \mathrm{nC}$
Time data
Trigger gate setting time ${ }^{\dagger}$ gs $=\min .29 \mu \mathrm{~s} \quad$ See point $\sigma^{*}$
Trigger gate inhibiting
time $\quad{ }^{\dagger}$ gi $=\min .29 \mu \mathrm{~s} \quad$ See point $7{ }^{*}$
Trigger input (T-terminals).

A negative-going voltage step is applied to the terminals $T$ separately or to both terminals interconnected in the case of binary divider applications. This voltage step on terminal T drives the transistor into the non-conducting state if the corresponding gate has been opened by the appropriate input signal on terminal $G$.


OUTPUT DATA (At $V_{P}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently).

## Voltages, direct currents and transient charges

Transistor conducting (output level "positive low")
Voltage
$V_{Q}=\min .0 V$

$$
=\max \cdot 0.3 \mathrm{~V}
$$

Available direct current ${ }^{\mathrm{I}} \mathrm{QD}=\mathrm{min} .8 .2 \mathrm{~mA}$

$$
=\min . \quad 6.6 \mathrm{~mA}
$$

$$
\left(T_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}\right)^{*}
$$

Available transient charge, when $V_{Q}$ changes from $2 / 3 \mathrm{~V}$ p to 0.5 V in 1.5 $\mu \mathrm{s}$

$$
\begin{aligned}
Q_{Q T}= & \min . \\
=\min . & 22 n \mathrm{nC} \\
& \left(T_{a m b}=\min \cdot-25^{\circ} \mathrm{C}\right)^{* *}
\end{aligned}
$$

Transistor non-conducting (output level "positive high")
Voltage $\quad V_{Q}=\min .2 / 3 V_{p}$

$$
=\max \cdot V_{P}
$$

Time data

| Fall time | $\dagger_{f}$ | $=\max .1 .5 \mu \mathrm{~s}$ | See point $1^{*}$. |
| :--- | :--- | :--- | :--- |
| Fall delay | ${ }_{\mathrm{t}}^{\mathrm{fd}}$ |  |  |$\quad=\max .2 \mu \mathrm{~s} \quad$ See point $2^{*}$.

Maximum wiring capacitance 200 pF

* Of section "Time definitions 10 -series circuit blocks".
** Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.


## FLIP-FLOP

The unit comprises a set/reset bi-stable multivibrator circuit with built-in trigger gates. The number of set/reset $(S)$ inputs, the gate $(G)$ inputs as well as the trigger $(T)$ inputs can be extended with the aid of external diodes at the extension inputs ES, EG or ET respectively.
The circuit constitutes a memory function when driven by means of a d.c. level at the S -inputs or a negative-going trigger signal at the T -inputs. In the case of trigger drive, the switching of the flip-flop can be controlled by a d.c. level applied to the built-in G-inputs (e.g. in shift registers), whilst the T -inputs are interconnected. It can also be used as a binary divider, when the $G$-inputs are connected to the appropriate $Q$-outputs. With the aid of trigger gates 2 TG 13 and 2TG 14 extra triggering facilities can be made by connecting their $Q$-outputs to the corresponding W-inputs of the flip-flop (e.g. in bi-directional shift registers and counters). With the aid of the quadruple trigger gate 4TG 15, of which the Q-output terminals are connected to the appropriate W -input terminals of two units FF 12, two stages of a bi-directional counter or bi-directional shift register are formed.
Up to 9 extra trigger gates can be paralleled to one flip-flop.
The circuit is mounted inside a sealed metal can with 19 wire terminals.
Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55^{\circ} \mathrm{C}$
below $0{ }^{\circ} \mathrm{C}$ : derated output data
$-55^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
approx. 40 g
high standard case

terminal location

drawing symbol

## CIRCUIT DATA

Terminal $1=E G=$ extension gate input
2 =ES = extension set/reset input
$3=E T=$ extension trigger input
$4=W$ = extension trigger gate
$5=G=$ gate input
$6=Q=$ output
$7=T \quad=$ trigger-input
$8=\mathrm{S}=$ set/reset input
$9=\mathrm{N}=$ supply -12 V $10=\mathrm{E}=$ common supply 0 V

11 = EG = extension gate input
$12=$ ES $=$ extension set/reset input
$13=\mathrm{ET}=$ extension trigger input
$14=W$ = extension trigger gate
$15=G=$ gate input
$16=Q=$ output
$17=T \quad=$ trigger input
$18=\mathrm{S}=$ set $/$ reset input
$19=\mathrm{P}=$ supply +12 V


## Power supply

Terminal 9: $V_{N}=-12 \mathrm{~V} \pm 5 \%,-1 \mathrm{~N}=1.1 \mathrm{~mA}$, nominal value $10: V_{E}=0 \mathrm{~V}$ common of the current $19: V_{P}=+12 V \pm 5 \%, I_{P}=7.0 \mathrm{~mA}$ )

INPUT REQUIREMENTS ( $a$ t $V_{P}=11.4 \mathrm{~V}$ and $V_{N}=-12.6 \mathrm{~V}$ unless specified differently).
Set/reset input (S-terminals)
A d.c. voltage level is applied to terminal S. A "positive low" voltage (between 0 V and 0.3 V ) drives the corresponding transistor into the non-conducting state.

Transistor conducting (output level "positive low").
Voltage $\quad \begin{aligned} V_{S} & =\min .2 / 3 V_{P} \\ & =\max \cdot V_{P}\end{aligned}$
Type of diodes and maximum number connected in parallel at terminal ES: $3 \times$ OA 85/OA 95

Transistor non-conducting (output level "positive high")
Voltage
$V_{S}=\min .0 \mathrm{~V}$

$$
=\max .0 .3 \mathrm{~V}
$$

Required direct current $\quad{ }^{-1}$ SD $=$ max. 1.95 mA
Required transient charge, when $V_{S}$ changes from $2 / 3 \mathrm{Vp}$ to 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{Q}_{\mathrm{ST}}=\max .2 .8 \mathrm{nC}$

Time data
$\left.\begin{array}{ll}\text { pulse duration } \\ \text { recovery time }\end{array} \quad \begin{array}{l}{ }_{p}=\min .2 \mu \mathrm{~s} \\ t_{r e c}=\min .15 \mu \mathrm{~s}\end{array}\right\} \quad$ See point $4^{*}$
Time delay between Sand T-signal

$$
t_{\mathrm{st}}=\min .15 \mu \mathrm{~s} \quad \text { See point } 5^{*}
$$

## Gate-input (G-terminals)

A d.c. voltage level is applied to terminal G. A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $2 / 3 \mathrm{~V}$ pand $\mathrm{V} p$ ) opens the gate.

## Gate open

Voltage

$$
\begin{aligned}
V_{G} & =\min \cdot 2 / 3 V_{P} \\
& =\max \cdot V_{P}
\end{aligned}
$$



Gate extension input EG: with only one input diode at EG

## Gate closed

Voltage

$$
\begin{aligned}
V_{G} & =\min .0 \mathrm{~V} \\
& =\max .0 .3 \mathrm{~V}
\end{aligned}
$$

Required direct current $\quad{ }^{-1} \mathrm{I}_{\mathrm{GD}}=\max .1 .1 \mathrm{~mA}$
*Of section "Time definitions 10 -series circuit blocks".

> Required transient charge, when $\mathrm{V}_{\mathrm{G}}$ changes from $2 / 3 \mathrm{~V}$ po 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{Q}_{\mathrm{GT}}=\max .1 .2 \mathrm{nC}$

## Time data

Trigger gate setting

| time | $\mathrm{t}_{\mathrm{gs}} \quad=\min .29 \mu \mathrm{~s}$ | See point $6^{*}$ |
| :---: | :---: | :---: |
| Trigger gate inhibiting |  |  |
| time | ${ }^{\dagger} \mathrm{gi}$ ( $=\min .29 \mu \mathrm{~s}$ | See point 7 |

Trigger input (T-terminals).

A negative-going voltage step is applied to the terminals T separately or to both terminals interconnected in the case of binary divider applications. This voltage step on terminal $T$ drives the transistor into the non-conducting state if the corresponding gate has been opened by the appropriate input signal on terminal $G$.

Required direct current when $V_{T}=\max .0 .3 \mathrm{~V}$ Required transient charge when $\mathrm{V}_{\mathrm{T}}$ changes from $2 / 3 \mathrm{~V}$ p to 0.5 V in $1.5 \mu \mathrm{~s}$
Input noise level

| Gate open G | Gate closed |
| :---: | :---: |
| $\begin{aligned} V_{G} & =\min \cdot 2 / 3 \mathrm{~V} p \\ & =\max \cdot V_{p} \end{aligned}$ | $\begin{aligned} & =\min .0 \mathrm{~V} \\ & =\max .0 .3 \mathrm{~V} \end{aligned}$ |
| ${ }^{-1} \mathrm{~T}_{\text {d }}=$ max. 1.1 mA | A 0 mA |
| Gate open G | Gate closed |
| $-Q_{\text {TT }}=\max .3 .4 n C$ | 0 nC |
| $\mathrm{V}_{\mathrm{n}}=\max .1 .2 \mathrm{~V}$ | peak to peak |

Recommended type of diodes and maximum number connected in parallel at terminal ET: $6 \times$ BAY 38
Time data
$\begin{array}{llll}\text { Fall time } & { }^{{ }^{\dagger}} \mathrm{f} & =\max \cdot 1.5 \mu \mathrm{~s} \\ \text { Pulse duration } & { }^{\dagger_{p}}=\min .2 \mu \mathrm{~s}\end{array} \quad$ See point 3 ${ }^{*}$
Base input (W-terminal)
Capacitance (wiring +
outputTG13/TG14/TG 15): $\mathrm{CW}_{\mathrm{W}}=\max .95 \mathrm{pF}$

* Of section"Time definitions 10 -series circuit blocks".

OUTPUT DATA (At $V_{P}=11.4 \mathrm{~V}$ and $V_{N}=-12.6 \mathrm{~V}$, un less specified differently).

Voltages, direct currents and transient charges
Transistor conducting (output level "positive low")
Voltage $\quad V_{Q}=\min .0 \mathrm{~V}$
$=\max .0 .3 \mathrm{~V}$
Available direct current

$$
\begin{aligned}
\mathrm{I}_{\mathrm{QD}}= & \min . \\
= & 8.2 \mathrm{~mA} \\
= & \min . \\
& 6.6 \mathrm{~mA} \\
& \left(T_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}\right)^{* *}
\end{aligned}
$$

Available transient charge, when $V_{Q}$ changes from $2 / 3 \mathrm{Vp}$ to. 0.5 V in $1.5 \mu \mathrm{~s}$

$$
\begin{aligned}
Q_{\mathrm{TT}} & =\min .27 \mathrm{nC} \\
& =\min .22 \mathrm{nC}
\end{aligned}
$$

$$
\left(T_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}\right)^{* *}
$$

Time data

| Fall time |  |  |  |
| :--- | :--- | :--- | :--- |
| Fall delay | $\dagger_{f}$ | $=\max .1 .5 \mu \mathrm{~s}$ | See point 1* |
| ${ }^{*} \mathrm{fd}$ | $=\max .2 \mu \mathrm{~s}$ | See point 2* |  |

Transistor non-conducting (output level "positive high")
Voltage

$$
\begin{aligned}
V_{Q} & =\min \cdot 2 / 3 V_{P} \\
& =\max \cdot V_{P}
\end{aligned}
$$

Maximum wiring capacitance 200 pF

* Of section "Time definitions 10 -series circuit blocks".
** Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.


## DUAL TRIGGER GATE

The unit comprises two identical trigger gate circuits, which are normally used in conjunction with flip-flop units FF 10, FF 11 and FF 12.
With the dual trigger gate a second-pair of trigger inputs are formed for the flip-flops FF 11 and FF 12, to make one stage of a bi-directional counter or shift register.
In these applications the 2 TG 13 output $Q$-terminals are to be connected directly to the flip-flop W-terminals.
The trigger gates are controlled by a d.c. voltage level, applied to the Gterminals.
The number of gate ( $G$ ) inputs or trigger ( $T$ ) inputs can be extended with the aid of external diodes at the extension inputs EG or ET.
The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55^{\circ} \mathrm{C}$
-55 to $+75^{\circ} \mathrm{C}$
approx. 30 g
low standard case

terminal location

drawing symbol

## CIRCUIT DATA

Terminal $1=E G=$ extension gate input $\quad 10=E \quad$ common supply 0 V
$2=$ not connected $\quad 11=E G=$ extension gate input
$3=\mathrm{ET}=$ extension trigger input
12 = not connected
$4=Q=$ output $\quad 13=E T=$ extension trigger input
$5=\mathrm{G}=$ gate input $\quad 14=\mathrm{Q}=$ output
$6=$ not connected $\quad 15=G=$ gate input
$7=T \quad=$ trigger input $\quad 16=$ not connected
$8=$ not connected $\quad 17=T \quad=$ trigger input
$9=\mathrm{N}=$ supply -12 V
$18=$ not connected
$19=\mathrm{P} \quad=$ supply +12 V


Power supply

$$
\text { Terminal } \left.\begin{array}{rl}
9: V_{N} & =-12 \mathrm{~V} \pm 5 \%, \quad-\mathrm{I}_{\mathrm{N}}=0.5 \mathrm{~mA} \\
10: \mathrm{V}_{\mathrm{E}} & =0 \mathrm{~V} \text { common } \\
19: \mathrm{V}_{\mathrm{P}} & =+12 \mathrm{~V} \pm 5 \%, \mathrm{I}_{\mathrm{P}}=2.2 \mathrm{~mA}
\end{array}\right\} \begin{aligned}
& \text { nominal value } \\
& \text { of the current }
\end{aligned}
$$

INPUT REQUIREMENTS (at $V_{P}=11.4 \mathrm{~V}$ and $V_{N}=-12.6 \mathrm{~V}$ unless specified differently).

## Gate input (G-terminals)

A d.c. voltage level is applied to terminal G. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.

## Gate open

Voltage

$$
\begin{aligned}
V_{\mathrm{G}} & =\min \cdot 2 / 3 V_{\mathrm{P}} \\
& =\max \cdot V_{P}
\end{aligned}
$$



Gate extension input EG: max number of parallel input diodes: $6 \times$ OA85/OA95


Gate extension input EG: with only one input diode at EG

## Gate closed

Voltage

Required direct current
Required transient charge when $V_{G}$ changes from $2 / 3 V_{P}$
to 0.5 V in $1.5 \mu \mathrm{~s}$
$V_{G}=\min .0 V$
$=\max .0 .3 \mathrm{~V}$
${ }^{-1} \mathrm{I}_{\mathrm{GD}}=\max .1 .1 \mathrm{~mA}$

$$
-Q_{\mathrm{GT}}=\max \cdot 1.2 \mathrm{nC}
$$

Time data
Trigger gate setting time
Trigger gate inhibiting time
${ }^{t}$ gs $=\min .29 \mu \mathrm{~s} \quad$ See point 6
${ }^{\prime}$ gi $=\min .29 \mu \mathrm{~s} \quad$ See point 7

Trigger input (T-terminals)

A negative-going voltage step is applied to the terminals $T$ separately or to both terminals interconnected.
This voltage step on terminal $T$ passes the trigger gate if it has been opened by an appropriate input signal on terminal $G$.

$$
\begin{array}{ll}
\text { Gate open } & \text { Gate closed } \\
\begin{aligned}
V_{G} & =\min \cdot 2 / 3 \mathrm{Vp} \\
& =\max \cdot V_{p}
\end{aligned} & =\max .0 \mathrm{~V}
\end{array}
$$

Required direct current when $V_{T}=\max .0 .3 \mathrm{~V}$

$$
{ }^{-1} \mathrm{TD}^{=} \max \cdot 1.1 \mathrm{~mA} \quad 0 \mathrm{~mA}
$$

Required transient charge when $V_{T}$ changes from $2 / 3 V_{P}$ to 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{Q}_{\mathrm{TT}}=\max .3 .4 \mathrm{nC} \quad 0 \mathrm{nC}$ * 1 Of section "Time definitions 10 -series circuit blocks.

# Input noise level <br> $\mathrm{V}_{\mathrm{n}}=\max .1 .2 \mathrm{~V}$ peak to peak <br> Recommended type of diodes and maximum number connected in parallel at terminal ET: $6 \times$ BAY 38 

## Time data

$\left.\begin{array}{lll}\text { Fall time } & { }^{\dagger} \mathrm{f} & =\max . \\ \text { Pulse duration } & 1.5 \mu \mathrm{~s} \\ \text { Trigger gate setting time } & { }_{\mathrm{p}}=\min & 2 \mu \mathrm{~s} \\ { }^{\dagger} \mathrm{gs} & =\min . & 29 \mu \mathrm{~s}\end{array}\right\} \quad$ See point 3

## OUTPUT DATA

When the 2 TG 13 is used in conjunction with flip-flops FF 10, FF 11 and FF 12, the Q-output terminals are directly connected to the W -terminals of the flip-flop.
Output capacitance:
Co max. 5 pF

* Of section "Time definitions 10 -series circuit blocks".


## DUAL TRIGGER GATE

The unit comprises two identical trigger gate circuits, which are normally used in conjunction with flip-flop units FF 10, FF 11 and FF 12.
With the dual trigger gate a second pair of trigger inputs are formed for the flip-flops FF 11 and FF 12, to make one stage of a bi-directional counter or shift register. In theseapplications the 2 TG 14 output $Q$-terminals are to be connected directly to the flip-flop W-terminals.
The trigger gates are controlled by a d.c. voltage level applied to the $\mathcal{G}$ terminals.
Two separate built-in diodes can be used to extend the number of gate ( $G$ ) inputs on any of the extension inputs EG.

The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55{ }^{\circ} \mathrm{C}$
-55 to $+75{ }^{\circ} \mathrm{C}$
approx. 30 g
low standard case

terminal location

drawing symbol

## CIRCUIT DATA

Terminal
$1=E G=$ extension gate input $\quad 10=E \quad=$ common supply 0 V
$2=\mathrm{D}=$ anode separate diode
11 = EG = extension gate input
$3=E T=$ extension trigger input
$12=\mathrm{D}=$ anode separate diode
$4=Q=$ output
$13=E T=$ extension trigger input
$5=\mathrm{G}=$ gate input
$14=Q$ = output
$6=C=$ cathode separate diode
$7=T \quad=$ trigger input
$15=\mathrm{G}=$ gate input
$8=$ not connected
$9=\mathrm{N}=$ supply -12 V
$16=C=$ cathode separate diode
$17=T \quad=$ trigger input
$18=$ not connected
$19=\mathrm{P}=$ supply +12 V


Power supply

$$
\text { Terminal } \left.\begin{array}{rl}
9: V_{N} & =-12 \mathrm{~V} \pm 5 \%, \quad-\mathrm{I}_{\mathrm{N}}=0.5 \mathrm{~mA} \\
10: \mathrm{V}_{\mathrm{E}} & =0 \mathrm{~V} \operatorname{common} \\
19: \mathrm{V}_{\mathrm{P}} & =+12 \mathrm{~V} \pm 5 \%, \mathrm{I}_{\mathrm{P}}=2.2 \mathrm{~mA}
\end{array}\right\} \begin{aligned}
& \text { nominal value } \\
& \text { of the current }
\end{aligned}
$$

INPUT REQUIREMENTS (at $V_{P}=11.4 \mathrm{~V}$ and $V_{N}=-12.6 \mathrm{~V}$ unless specified differently).

Gate input (G-terminals)
A d.c. voltage level is applied to terminal G. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.

## Gate open

Voltage

$$
\begin{aligned}
V_{G} \quad & =\min \cdot 2 / 3 V_{P} \\
& =\max \cdot V_{P}
\end{aligned}
$$



Gate extension input EG: max number of parallel input diodes: $6 \times \mathrm{OA} 85 / \mathrm{OA} 95$


Gate extension input EG: with only one input diode at EG

Gate closed
Voltage $\quad V_{G}=\min .0 \mathrm{~V}$

$$
=\max \cdot 0.3 \mathrm{~V}
$$

Total required direct current ${ }^{-1} G D=\max .1 .1 \mathrm{~mA}$
Total required transient charge, when $V_{G}$ changes from $2 / 3 V_{p}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-Q_{G T}=\max .1 .2 n C
$$

## Time data

$\begin{array}{lllll}\text { Trigger gate setting time } & { }^{\dagger}{ }_{\mathrm{gss}} & =\min & 29 \mu \mathrm{~s} & \text { See point 6 }{ }^{*} \\ \text { Trigger gate inhibiting time } & { }^{\dagger}{ }^{\text {gi }} & =\min & 29 \mu \mathrm{~s} & \text { See point } 7^{*}\end{array}$

## Trigger-input (T-terminals)

A negative-going voltage step is applied to the terminals $T$ separately or to both terminals interconnected. This voltage step on terminal $T$ passes the trigger gate if it has been opened by an appropriate input signal on terminal G.

$$
\begin{array}{ll}
\text { Gate open } & \text { Gate closed } \\
\mathrm{V}_{\mathrm{G}}=\min 2 / 3 \mathrm{~V}_{\mathrm{P}} & =\min .0 \mathrm{~V} \\
=\max \mathrm{V}_{\mathrm{P}} & =\max .0 .3 \mathrm{~V} \\
& \\
\mathrm{-I}_{\mathrm{TD}}=\max 1.1 \mathrm{~mA} & 0 \mathrm{~mA}
\end{array}
$$

Required direct current when $V_{T}=\max .0 .3 \mathrm{~V}$

Required transient charge when $V_{T}$ changes from $2 / 3 V_{P}$ to 0.5 V in $1.5 \mu \mathrm{~s} \quad-Q_{\mathrm{TT}}=\max 3.4 \mathrm{nC} \quad 0 \mathrm{nC}$

[^19]Input noise level $\quad V_{n}=\max 1.2 \mathrm{~V}$ peak to peak
Recommended type of diodes and maximum number connected in parallel at terminal ET: $6 \times$ BAY 38

## Time data

$\left.\begin{array}{llll}\text { Fall time } & \dagger_{f} & =\max & 1.5 \mu \mathrm{~s} \\ \text { Pulse duration } & \dagger_{p} & =\min & 2 \mu \mathrm{~s} \\ \text { Trigger gate setting time } & { }^{\dagger} \text { gs } & =\min & 29 \mu \mathrm{~s}\end{array}\right\} \quad$ See point $3^{*}$

## OUTPUT DATA

When the 2 TG 14 is used in conjunction with flip-flops FF 10, FF 11 and FF12, the $Q$-output terminals are directly connected to the W -terminals of the flip-flop.
Output capacitance:
$C_{0}=\max . \quad 5 \mathrm{pF}$

* Of section "Time definitions 10 -series circuit blocks".


## QUADRUPLE TRIGGER GATE

The unit comprises four separate identical trigger gate circuits, which are normally used in conjunction with flip-flop units FF 10, FF 11 and FF 12.
By connecting the output Q-terminals of the 4TG 15 directly to the appropriate W-terminals of a flip-flop FF 10 one stage of a bi-directional counter or bi-directional shift register is formed.
When, however, the $Q$-terminals of one 4TG 15 are connected to the appropriate W-terminals of two units FF 11 or FF 12, two stages of a bi-directional counter or bi-directional shift register are formed.
The trigger gates are controlled by a d.c. voltage level, applied to the G-terminals.
The number of gate ( $G$ ) inputs can be extended with the aid of external diodes at the extension inputs EG.
The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55{ }^{\circ} \mathrm{C}$
-55 to $+75{ }^{\circ} \mathrm{C}$
approx. 40 g
high standard case

terminal location

drawing symbol

## CIRCUIT DATA

## Terminal

| $1=E G_{1}=$ extension gate input | $11=E G_{3}=$ extension gate input |
| :--- | :--- |
| $2=E G_{2}=$ extension gate input | $12=E G_{4}=$ extension gate input |
| $3=\mathrm{T}_{1}=$ trigger input | $13=\mathrm{T}_{2}=$ trigger input |
| $4=Q_{1}=$ output | $14=Q_{3}=$ output |
| $5=Q_{2}=$ output | $15=Q_{4}=$ output |
| $6=\mathrm{G}_{1}=$ gate input | $16=\mathrm{G}_{3}=$ gate input |
| $7=\mathrm{G}_{2}=$ gate input | $17=\mathrm{G}_{4}=$ gate input |
| $8=\mathrm{T}_{3}=$ trigger input | $18=\mathrm{T}_{4}=$ trigger input |
| $9=\mathrm{N}$ | $=$ supply -12 V |



Power supply
Terminal 9: $\mathrm{VN}=-12 \mathrm{~V} \pm 5 \%,-\mathrm{IN}=1.0 \mathrm{~mA}$ ) nominal value
10: $\mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common
19: $V_{p}=+12 V \pm 5 \%, \quad \mid p=4.4 \mathrm{~mA}$ ) of the current

INPUT REQUIREMENTS (at $V_{P}=11.4 \mathrm{~V}$ and $V_{N}=-12.6 \mathrm{~V}$ unless specified differently)

Gate inputs (G-terminals)
Ad.c. voltage level is applied to terminal G. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.

Gate open
Voltage

$$
\begin{aligned}
V_{G} & =\min .2 / 3 V_{P} \\
& =\max . \quad V_{P}
\end{aligned}
$$



Gate extension input EG: max. number of parallel input diodes: $6 \times$ OA85/OA95


Gate extension input EG: with only one input diode at EG.

Gate closed
Voltage

$$
\begin{aligned}
V_{G} & =\min . \quad 0 \mathrm{~V} \\
& =\max .0 .3 \mathrm{~V}
\end{aligned}
$$

Required direct current $-\mathrm{I}_{\mathrm{GD}}=\max .1 .1 \mathrm{~mA}$.
Required transient charge
when $V_{G}$ changes from
$2 / 3 \mathrm{~V}_{\mathrm{p}}$ to 0.5 V in $1.5 \mu \mathrm{~s}-\mathrm{Q}_{\mathrm{GT}}=\max .1 .2 \mathrm{nC}$

## Time data

$\begin{array}{lll}\text { Trigger gate setting time } & { }^{\dagger}{ }_{g s}=\min .29 \mu \mathrm{~s} & \text { See point 6 }\end{array}{ }^{*}$
Trigger input (T-terminals)
A negative-going voltage step is applied to the terminals $T$ separately or to both terminals interconnected.
This voltage step on terminal $T$ passes the trigger gate if it has been opened by an appropriate input signal on terminal $G$.

|  | Gate open | Gate closed |
| :---: | :---: | :---: |
|  | $\begin{aligned} V_{G} & =\min . \quad 2 / 3 V_{P} \\ & =\max . \end{aligned} V_{P}$ | $\begin{array}{lr} =\min . & 0 \mathrm{~V} \\ =\max . & 0.3 \mathrm{~V} \end{array}$ |
| Required direct current when $V_{T}=\max .0 .3 \mathrm{~V}$ | $-I_{T D}=\max .1 .1 \mathrm{~mA}$ | 0 mA |
| Required transient charge when $\mathrm{V}_{\mathrm{T}}$ changes from $2 / 3 \mathrm{Vp}$ to 0.5 V in |  |  |
| $1.5 \mu \mathrm{~s}$ | $-Q_{\text {TT }}=\max .3 .4 n C$ | 0 nC |
| Input noise level | $\mathrm{V}_{\mathrm{n}}=\max .1 .2 \mathrm{~V}$ | to peak |

* Of section "Time definitions 10 -series circuit blocks".


## Time data

Fall time
Pulse duration
Trigger gate setting time

$$
\left.\begin{array}{ll}
\dagger_{f} & =\max . \\
1.5 \mu \mathrm{~s} \\
{ }_{\mathrm{t}} & =\min . \\
\dagger_{\mathrm{gs}} & 2.0 \mu \mathrm{~s} \\
\mathrm{~min}^{2} & 29 \mu \mathrm{~s}
\end{array}\right\} \text { See point } 3^{*}
$$

## OUTPUT DATA

When the 4TG 15 is used in conjunction with flip-flops FF 10, FF 11 and FF 12, the $Q$-output terminals are directly connected to the W -terminals of the flip-flop.

Output capacitance:

$$
C_{0}=\max . \quad 5 \mathrm{pF}
$$

* Of section "Time definitions 10 -series circuit blocks".


## TIMER UNIT

The unit TU10 contains a timing circuit followed by a Schmitt trigger circuit and an inverting amplifier. This unit comprises a built-in trigger gate as well. The trigger gate can be controlled by a d.c. voltage level applied via an external diode to terminal $E G$.
The number of the trigger ( $T$ ) inputs can be extended with the aid of external diodes at the extension input ET.
When a negative-going voltage step is applied to terminal $T$, the circuit generates a positive-going pulse at the output $Q$-terminal, provided the gate is open. The duration of the output pulse is determined by the values of the external capacitor to be connected between the terminals $\mathrm{EC}_{1}$ and $E C_{2}$ and the external resistor between the terminals $E R$ and $P$.
The terminals $E R$ and $P$ must be interconnected when no external resistor is used. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55^{\circ} \mathrm{C}$
below $0{ }^{\circ} \mathrm{C}$ : derated output data.
$-55^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$
approx. 40 g
high standard case

terminal location

drawing symbol

## CIRCUIT DATA



Terminal
$1=\mathrm{EG}=$ extension gate input
$2=$ not connected
$3=\mathrm{ET}=$ extension trigger input
$4=$ not connected
$5=$ not connected
$6=$ not connected
$7=T \quad=$ trigger input
$8=$ not connected
$9=\mathrm{N}=$ supply -12 V
$10=\mathrm{E} \quad=$ common supply 0 V
$11=E C_{1}$ = for external capacitor(-side)
$12=$ not connected
$13=$ not connected
$14=$ not connected
$15=E R=$ for external resistor
$16=Q$ = output
$17=\mathrm{EC}_{2}=$ for external capacitor (+side)
$18={ }^{-P}=$ supply +12 V (internally
connected to terminal 19)
$19=\mathrm{P}=$ supply +12 V

Power supply
Terminal 9: $\mathrm{VN}=-12 \mathrm{~V} \pm 5 \%,-1 \mathrm{~N}=9.5 \mathrm{~mA}$ nominal

$$
\text { 10: } V_{E}=O V \text { common }
$$

$$
\text { 19: } \mathrm{V}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{I}_{\mathrm{P}}=5.0 \mathrm{~mA} \text { the current }
$$

INPUT REQUIREMENTS (at $V_{P}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently).

## Gate input (EG-terminal)

A d.c. voltage level is applied to terminal EG via an external diode.
A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.

Gate open

Voltage


Gate extension input EG: max number of parallel input diodes: $7 \times$ OA85/OA95/AAY21/AAY32

$$
\begin{aligned}
\mathrm{V}_{\mathrm{G}} & =\min \cdot 0 \mathrm{~V} \\
& =\max \cdot 0.3 \mathrm{~V} \\
{ }^{-\mathrm{I}_{\mathrm{GD}}} & =\max \cdot 1.1 \mathrm{~mA} \\
-\mathrm{Q}_{\mathrm{GT}} & =\max \cdot 1.2 \mathrm{nC}
\end{aligned}
$$

## Time data

Trigger gate setting time
Trigger gate inhibiting time

$$
\begin{aligned}
V_{G} & =\min \cdot 2 / 3 V_{P} \\
& =\max \cdot V_{P}
\end{aligned}
$$

Gate extension input EG: with two input diodes

Gate closed
Voltage

Required direct current
Required transient charge $w$ hen $V_{\text {G }}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$

$$
\text { to } 0.5 \mathrm{~V} \text { in } 1.5 \mu \mathrm{~s}
$$

$$
\begin{array}{ll}
\dagger_{\text {gs }}=\min .26 \mu \mathrm{~s} & \text { see point } b^{*} \\
\dagger_{\mathrm{gi}}=\min .26 \mu \mathrm{~s} & \text { see point } 7^{*}
\end{array}
$$

Trigger input (T-terminai)
A negative-going voltage step is applied to terminal T. This voltage step on terminal $T$ passes the gate, when it has been opened by the appropriate voltage level on terminal EG and transistor TR 5 is driven in the non-conducting state.

* Of section "Time definitions 10-series circuit blocks".


## Gate open

Voltage

$$
\begin{aligned}
V_{G} & =\min .2 / 3 V_{p} \\
& =\max \cdot V_{p}
\end{aligned}
$$

Required direct current $-T_{T D}=$ max. 1.1 mA
Required transient charge when $V_{T}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{p}}$ to 0.5 V in $-Q_{T T}=\max .3 .2 n C$

## Gate closed

$=\min .0 \mathrm{~V}$
$=\max .0 .3 \mathrm{~V}$
$=0 \mathrm{~mA}$ $1.5 \mu \mathrm{~s}$

Recommended type of diodes and maximum number connected in parallel at terminal ET: $6 \times$ BAY $38 / B A X 13$

Time data : see par. "Delay and swiching times" below Input noise level $\quad V_{n}=$ max. 1.2 V peak to peak

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified diffe-
Transistor TR5 conducting
Voltage

$$
\begin{aligned}
V_{Q} & =\min \cdot 0 \mathrm{~V} \\
& =\max \cdot 0.3 \mathrm{~V}
\end{aligned}
$$

Available direct current

$$
\begin{aligned}
\mathrm{I} Q D & =\min .32 \mathrm{~mA} \\
& =\min .29 \mathrm{~mA}\left(\mathrm{~T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}\right)^{* *}
\end{aligned}
$$

Available transient charge
when $V_{Q}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{p}}$ to 0.5 V in $1.5 \mu \mathrm{~s} \quad Q_{Q T}=\min .30 \mathrm{nC} \quad \min .27 \mathrm{nC}\left(T_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}\right)^{* *}$

Maximum wiring capacitance $\quad 200 \mathrm{pF}$

## Delays and switching times


** Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.
fall time $t_{f} \quad=\max .1 .5 \mu \mathrm{~s}$
fall delay $\mathrm{t}_{\mathrm{fd}} \quad=\max . \quad 2 \mu \mathrm{~s}$
input pulse duration $t_{p}=\min . \quad 2 \mu s$
output pulse duration $\dagger_{\circ}=$ depends on the values of the external capacitor $C_{\text {ext }}$ and the external resistor $R_{\text {ext }}$.

- The minimum time between two successive input pulses is only determined by the trigger gate setting time ( ${ }^{\mathrm{g}} \mathrm{gs}$ ).
- Besides the above mentioned restriction no recovery time of the unit has to be taken into account.
- When during the delay the input is triggered for a second time, the delay action will start all over again.

Duration of the output pulse : dependent on the values of $R_{\text {ext }}$ and $C_{\text {ext }}$
Increase of the duration with external capacitor $\mathrm{C}_{\mathrm{ext}}{ }^{*}$ )
$R_{\text {ext }}=47 \mathrm{k} \Omega \pm 10 \% \quad 44-79 \mathrm{~ms} / \mu \mathrm{F}$
terminals ER and $P$ interconnected $\quad 23-35 \mathrm{~ms} / \mu \mathrm{F}$
The absolute max.values: $R_{\text {ext }}=52 \mathrm{k} \Omega$ and $\mathrm{C}_{\text {ext }}=1800 \mu \mathrm{~F}$.
By means of this resistor the output pulse duration can be varied by a factor
2. The terminals $E R$ and $P$ must be interconnected, if no external resistor is used.

## Stability of the output pulse duration (for orientation only)

A variation of the supply voltages $V_{N}$ and $V_{P}$ of $\pm 5 \%$ varies the pulse duration by less than $\pm 1.5 \%$ with $R_{\text {ext. }}=52 \mathrm{k} \Omega$ and $\pm 0.6 \%$ with $R_{\text {ext. }}=0$ A variation in ambient temperature of $1^{\circ} \mathrm{C}$ varies the pulse duration by less than $0.1 \%$.
A variation of the leakage current of the external capacitor ( $C_{\text {ext }}$ ) with $1 \mu \mathrm{~A}$ varies the pulse duration by less than $0.8 \%$.

[^20]
## GATE AMPLIFIER

The unit contains a gate circuit and a non-inverting amplifier. The two amplifier stages give an appreciable power amplification between input and output. The amplifier of the unit GA 11 can be preceded by one-level as well as two level logic circuits, performing an AND respectively an AND-AND or AND-OR operation for "positive high" signals.
Three resistors of $10 \mathrm{k} \Omega$ have been mounted inside the block, possibly needed for the AND-OR operation.
The collector resistor $R$ of the output stage can be left floating for driving e.g. inductive loads. In this case the available output current is increased, and less $I_{p}$ is drawn from the stabilised $V_{p}$.
The circuit is mounted inside a sealed metal can with 19 wire terminals.
Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55^{\circ} \mathrm{C}$
-55 to $+75^{\circ} \mathrm{C}$
approx. 30 g
low standard case

terminal location

drawing symbol

## CIRCUIT DATA

Terminal

| $1=W$ | = input amplifier | $11=\mathrm{GR} 1=$ connection gate |
| :---: | :---: | :---: |
| $2=E G$ | = extension gate input | resistor |
| $3=\mathrm{G}_{1}$ | = gate input | $12=\mathrm{GR}_{2}=$ connection gate |
| $4=\mathrm{G}_{2}$ | = gate input | resistor |
| $5=\mathrm{R}$ | $\begin{aligned} &= \text { connection collector } \\ & \text { resistor } \end{aligned}$ | $\begin{aligned} 13=G R_{3}= & \text { connection gate } \\ & \text { resistor } \end{aligned}$ |
| $6=Q$ | = output | $14=$ not connected |
| 7 = not | connected | $15=$ not connected |
| $8=$ not | connected | $16=$ not connected |
| $9=N$ | = supply -12 V | 17 = not connected |
| $10=\mathrm{E}$ | = common supply 0 V | $18=$ not connected |
|  |  | $19=\mathrm{P}=$ supply +12 V |



Power supply
Terminal 9: $V_{N}=-12 \mathrm{~V} \pm 5 \% \quad-I_{N}=1.5 \mathrm{~mA}$
10: $V_{E}=0 V$ common
19: $V_{P}=+12 V \pm 5 \% \quad I_{P}=15 m A(Q$ and $R$ interconnected)
$I_{P}=6 \mathrm{~mA}(Q$ and $R$ not interconnected)
nominal value of the current

INPUT REQUIREMENTS (at $V_{P}=11.4 \mathrm{~V}$ and $V_{N}=-12.6 \mathrm{~V}$ unless specified differently)

Input (G, EG and W-terminals)
The three logic circuit configurations, which can be performed and connected to the input terminals are:

1 A one-level logic circuit, performing an AND operation for "positive high" signals and preceding the amplifier circuit, can be obtained by interconnecting the EG and W terminals.
2 A two-level logic circuit, performing an AND-AND operation and preceding the amplifier circuit, can be obtained by connecting the external diodes as shown in the diagram below.
When all inputs of all gate circuits are at a "positive high" level, transistor $\mathrm{TR}_{1}$ is conducting and consequently transistor $\mathrm{TR}_{2}$ is nonconducting. So the output level is at "positive high" voltage as well.


3 A two-level logic circuit, performing an AND-OR operation and preceding the amplifier can be obtained by connecting the external diodes as shown in the diagram below.
When all inputs of only one gate circuit are at "positive high" level, transistor $\mathrm{TR}_{1}$ is conducting and consequently transistor TR2 is nonconducting. So the output level is at "positive high" voltage as well.


In the above mentioned three cases the voltages and currents are as follows:
Transistor TR2 conducting (output level "positive low")

Voltage
Required direct current
Required transient charge
when $V_{Q}$ changes from $2 / 3 \mathrm{Vp}$
to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
V_{W}=\max .1 .5 \mathrm{~V}
$$

$-I G D=\max .1 .1 \mathrm{~mA}$

Transistor TR2 non-conducting (output level "positive high")
Voltage
$V_{W}=\min .3 .25 \mathrm{~V}$

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently)
Transistor TR2 conducting (output level "positive low")
Voltage $\quad V_{Q}=\min .0 \quad V$

$$
=\max .0 .3 \mathrm{~V}
$$

Available direct current

$$
{ }^{I_{Q D}}=\min .62 \mathrm{~mA}(Q \text { and } R \text { inter- }
$$

$=\min .71 \mathrm{~mA}(Q$ and $R$ not interconnected)*
Available transient charge when $V_{Q}$ changes from $2 / 3 \mathrm{VP}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
\begin{aligned}
Q_{Q T} & =\min .75 \mathrm{nC} \quad \begin{array}{l}
(Q \text { and } R \text { inter }- \\
\text { connected })
\end{array} \\
& =\min .80 \mathrm{nC} \quad \begin{array}{c}
(Q \text { and } R \text { not in- } \\
\text { terconnected })
\end{array}
\end{aligned}
$$

Transistor TR2 non-conducting
Voltage
Maximum wiring capacitance
Delays and switching times


Pulse duration: $t_{p} 1=\min . \quad 6 \mu \mathrm{~s}$

$$
t_{p 2}=\min .6 \mu \mathrm{~s}
$$

Fall delay $: t_{f d}=\max .3 \mu \mathrm{~s}\left(\mathrm{at} \mathrm{t}_{\mathrm{f}}=\max .1 .5 \mu \mathrm{~s}\right.$ )

* When inductive loads are switched, the output transistor must be protected against voltage transients by means of a diode, mounted across the load, the anode connected to the Q-output terminal. Recommended type of diode: BY 100.


## ONE-SHOT MULTIVIBRATOR

The unit OS 11 contains a monostable multivibrator circuit and a trigger gate. The trigger gate can be controlled by a d.c. voltage level, applied via an external diode,to terminal EG. The number of the trigger ( $T$ )-inputs can be extended with the aid of external diodes at the extension input ET.
With the aid of the trigger gates 2. TG 13, 2. TG 14 and 4. TG 15 extratriggering facilities can be made by connecting their $Q$-outputs to the W -input of the one-shot multivibrator.
When a negative-going voltage step is applied to terminal $T$, the circuit generates a pulse at the output(Q)-terminals, provided the gate is open. The duration of the output pulse can be increased by an external capacitor to be connected between the terminals $\mathrm{EC}_{1}$ and $\mathrm{EC}_{2}$.
The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55^{\circ} \mathrm{C}$
below $0{ }^{\circ} \mathrm{C}$ : derated output data
$-55^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
approx. 40 g
high standard case

terminal location

drawing symbol

## CIRCUIT DATA

## Terminal

1 = EG = extension gate input
2 = not connected
$3=E T \quad=$ extension trigger input
4 = W e extension trigger gate
$5=$ not connected
$6=Q_{1}=$ output 1
$7=T \quad=$ trigger input
$8=$ not connected
$9=\mathrm{N} \quad=$ supply -12 V
$10=\mathrm{E} \quad=$ common supply 0 V
$11=\mathrm{EC}_{2}=$ for external capacitor
12 = not connected
$13=$ not connected
14 = not connected
$15=$ not connected
$16=Q_{2}=$ output 2
$17=\mathrm{EC}_{1}=$ for external capacitor
$18=$ not connected
$19=\mathrm{P} \quad=$ supply +12 V


Power supply

$$
\left.\begin{array}{rl}
\text { Terminal } 9: V_{N} & =-12 \mathrm{~V} \pm 5 \%, \quad-\mathrm{I}_{\mathrm{N}}=1 \mathrm{~mA} \\
10: \mathrm{V}_{\mathrm{E}} & =0 \mathrm{~V} \text { common } \\
19: \mathrm{V}_{\mathrm{P}} & =+12 \mathrm{~V} \pm 5 \%, \quad \mathrm{I}_{\mathrm{P}}=6 \mathrm{~mA}
\end{array}\right\} \begin{aligned}
& \text { nominal value } \\
& \text { of the current }
\end{aligned}
$$

INPUT REQUIREMENTS (at $V_{P}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently).
Gate input (EG-terminals)
A d.c. voltage level is applied to terminal EG via an external diode. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.

## Gate open

Voltage


Gate extension input EG: with two input diodes


Gate extension input EG: max. number of parallel input diodes: $7 \times$ OA85/OA95

## Gate closed

Voltage

$$
\begin{aligned}
V_{G} & =\min .0 \mathrm{~V} \\
& =\max .0 .3 \mathrm{~V}
\end{aligned}
$$

$$
\text { Required direct current } \quad{ }^{-1} \mathrm{GD}=\max .1 .1 \mathrm{~mA}
$$

Required transient charge when $V_{G}$ changes from $2 / 3 V_{P}$ to 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{Q}_{\mathrm{GT}}=\max .1 .2 \mathrm{nC}$
Time data

| Trigger gate setting time <br> Trigger gate inhibiting <br> time | ${ }^{\dagger}$ gs | $=\min 20 \mu \mathrm{~s}$ | See point $6{ }^{*}$ |
| ---: | :--- | :--- | :--- |
|  | ${ }^{*}$ gi | $=\min 20 \mu \mathrm{~s}$ | See point 7 ${ }^{*}$ |

Trigger input (T-terminal)
A negative-going voltage step is applied to terminal T. This voltage step on terminal $T$ passes the gate, when it has been opened by the appropriate voltage level on terminal EG, and drives transistor TR3 in the conducting state and transistor $\mathrm{TR}_{4}$ in the non-conducting state.

[^21]|  | Gate open | Gate closed |
| :---: | :---: | :---: |
| Voltage | $\begin{aligned} V_{G} & =\min \cdot 2 / 3 V_{p} \\ & =\max \cdot V_{p} \end{aligned}$ | $\begin{aligned} & =\min 0 \mathrm{~V} \\ & =\max 0.3 \mathrm{~V} \end{aligned}$ |
| Required direct current | ${ }^{-1} \mathrm{I}_{\text {TD }}=\max .1 .1 \mathrm{~mA}$ | 0 mA |
| Required transient charge <br> when $V_{T}$ changes from $2 / 3 V_{P}$ <br> to 0.5 V in $1.5 \mu \mathrm{~s} \quad-Q_{T T}=\max .2 .3 \mathrm{nC} \quad \mathrm{OnC}$ |  |  |
|  | Recommended type of imum number connec terminal ET: $6 \times$ BAY | odes and maxin parallel at BAX13 |

Time data: see par. "Delays and switching times", below. Input noise level $\quad \mathrm{V}_{\mathrm{n}}=$ max. 1.2 V peak to peak

Base-input (W-terminal)
Input capacitance max. 60 pF
Additional triggering facilities can be obtained by connecting the output of the trigger gates to terminal $W$ of the one-shot multivibrator, e.g. 6 trigger gates may be connected in parallel to terminal $W$ provided the total wiring capacitance $\mathrm{C}_{\mathrm{W}}=\max .30 \mathrm{pF}$
OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently)
Transistor TR3 respectively TR4 conducting
Voltage

$$
\begin{aligned}
& V_{Q}, 2=\min .0 \\
&=\max . \\
& 0.3 \mathrm{~V} \\
& T_{\text {amb }}=\min .0{ }^{\circ} \mathrm{C} \quad T_{\text {amb }}=\min .-25^{\circ} \mathrm{C}^{*}
\end{aligned}
$$

Available direct current

$$
\begin{array}{lrl}
\begin{array}{lll}
\text { output } Q_{1} & \mathrm{I}_{\mathrm{QD}} & =\min .8 .6 \mathrm{~mA} \\
\text { output } Q_{2} & & =\min .12 .8 \mathrm{~mA}
\end{array} & \min .5 .5 \mathrm{~mA} \\
\min .9 .5 \mathrm{~mA}
\end{array}
$$

Available transient charge when $V_{Q}$ changes from $2 / 3 \mathrm{~V}$. to 0.5 V in $1.5 \mu \mathrm{~s}$

| output $Q_{1}$ | $Q_{Q T}=\min .24 n C$ | $\min .17 .2 n C$ |
| :--- | :--- | :--- |
| output $Q_{2}$ | $Q_{Q T}=\min .29 n C$ | $\min .22 n C$ |

[^22]Maximum wiring capacitance: 200 pF
Duration of the output pulse-

Intrinsic value
Increase with external capacitor
Tolerance

$$
\begin{aligned}
& \dagger_{\mathrm{f}}+\mathrm{t}_{\mathrm{o}}=\max .4 \mu \mathrm{~s} \\
& 1 \mu \mathrm{per} 58 \mathrm{pF} \\
& \pm 15 \%
\end{aligned}
$$

## Stability of output pulse duration

An increase in ambient temperature by $1{ }^{\circ} \mathrm{C}$ gives a reduction of the pulse duration of less than $0.1 \%$ and vice versa.

There is practically no difference in duration between different output pulses at any combination of permitted supply voltages.

An increase of the leakage current of the external capacitor ( $C_{e x t}$ ) with $1 \mu \mathrm{~A}$ decreases the pulse duration by less than $0.4 \%$ and vice versa.

Delays and switching times

```
fall time : tf =max. 1.5 \mus
fall delay : t tfd = max. 2 \mus
rise delay : trd = max. 2 \mus
input pulse duration : tp =min. 2 }\mu
output pulse duration: to = depends on value of external bipolar capacitor
    between terminals 11 and 17.
recovery time : trec = min. t }\mp@subsup{}{0}{
```

The minimum time between two successive input pulses is determined by two factors (see also the figure on the next page):

1) $2 x t_{0} \geq \dagger_{\mathrm{p}}+\dagger_{\mathrm{gs}}$ : the next input pulse may start a time $=\dagger_{0}$ after the trailing eage of the output pulse.
2) $2 x t_{0}<t_{p}+t_{g s}$ : the next input pulse may start a time $=t$ gs $(20 \mu \mathrm{sec})$ after the trailing edge of the preceding input pulse.


## PULSE DRIVER

The unit PD 11 contains a monostable multivibrator circuit and a trigger gate. The trigger gate can be controlled by a d.c. voltage level applied via an external diode to terminal EG. The number of the trigger( $T$ ) inputs can be extended with the aid of external diodes at the extension input ET.
With the aid of the trigger gates 2. TG 13, 2. TG 14 and 4. TG 15 extra triggering facilities can be made by connecting their $Q$-outputs to the $W$-input of the pulse driver.
When a negative-going voltage step is applied to terminal $T$, the circuit generates a pulse at the output $Q$-terminal, provided the gate is open.
The duration of the output pulse can be increased by an external capacitance to be connected between the terminals $\mathrm{EC}_{1}$ and $\mathrm{EC}_{2}$.
The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

Weight
-25 to $+55{ }^{\circ} \mathrm{C}$
operating storage

Case
approx. 40 g
high standard case

terminal location

drawing symbol

## CIRCUIT DATA

## Terminal

$1=E G=$ extension gate input
2 = not connected
$3=\mathrm{ET}$ = extension trigger input
$4=W$ = èxtension trigger gate
$5=$ not connected
$6=Q$ = output
$7=T \quad=$ trigger input
$8=$ not connected
$9=\mathrm{N} \quad=$ supply -12 V
$10=\mathrm{E} \quad=$ common supply 0 V
$11=E C_{1}$ = for external capacitor
$12=$ not connected
$13=$ not connected
$14=$ not connected
$15=$ not connected
$16=$ not connected
$17=\mathrm{EC}_{2}$ = for external capacitor
$18=$ not connected
$19=\mathrm{P} \quad=$ supply +12 V


Power supply
Terminal 9: $\mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \%,-1 \mathrm{~N}=1.5 \mathrm{~mA}$ (transistor TR3 non-conducting)

$$
=1.7 \mathrm{~mA}
$$

(transistor TR3 conducting)
$10: V_{E}=0 \mathrm{~V}$ common
$19: V_{P}=+12 \mathrm{~V} \pm 5 \%, I_{P}=19 \mathrm{~mA}$
(transistor TR3 non-conducting)
$=28 \mathrm{~mA}$
(transistor $\mathrm{TR}_{3}$ conducting)

INPUT REQUIREMENTS (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently).

## Gate input (EG-terminal')

A d.c. voltage level is applied to terminal EG via an external diode. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.

## Gate open

Voltage

$$
\begin{aligned}
V_{G} & =\min \cdot 2 / 3 V_{P} \\
& =\max \cdot V_{P} .
\end{aligned}
$$



Gate extension input EG: max number of parallel input diodes:
7xOA85/OA95

Gate extension input EG: with two input diodes

Gate closed
Voltage

$$
\begin{aligned}
V_{G} & =\min \cdot 0 \mathrm{~V} \\
& =\max \cdot 0.3 \mathrm{~V} \\
{ }^{-1} \mathrm{I}_{\mathrm{GD}} & =\max \cdot \quad 1.1 \mathrm{~mA}
\end{aligned}
$$

Required transient charge when VG changes from $2 / 3 \mathrm{Vp}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-Q_{G T}=\max \cdot 1.2 \mathrm{nC}
$$

Time data
$\begin{array}{llll}\text { Trigger gate setting time } & { }^{\dagger}{ }_{\text {gs }}=\min .26 \mu \mathrm{~s} & \text { See point } 6^{*} \\ \text { Trigger gate inhibiting time }\end{array}{ }^{\mathrm{t}} \mathrm{gi}=\min .26 \mu \mathrm{~s} \quad$ See point $7^{*}$

[^23]Trigger input (T-terminal)
A negative-going voltage step is applied to terminal T. This voltage step on terminal $T$ passes the gate, when it has been opened by the appropriate voltage level on terminal EG, and drives transistor $\mathrm{TR}_{3}$ in the conducting state.

|  | Gate open | Gate closed |
| :---: | :---: | :---: |
| Voltage | $\begin{aligned} V_{G} & =\min .2 / 3 V_{p} \\ & =\max . \quad V_{p} \end{aligned}$ | $\begin{aligned} & =\min .0 V \\ & =\max \cdot 0.3 \mathrm{~V} \end{aligned}$ |
| Required direct current | ${ }^{-1} \mathrm{~T}^{\text {d }}=$ max. 1.1 mA | 0 mA |
|  | Gate open | Gate closed |
| Required transient charge when $V_{T}$ changes from $2 / 3 \mathrm{VP}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ | $-Q_{T T}=\max .3 .2 \mathrm{nC}$ | 0 nC |
|  | Recommended type of diodes and maximum number connected in parallel at terminal ET: $6 \times$ BAY $38 / B A X 13$ |  |

Time data_: see par. "Delays and switching times".
Input noise level $\quad \mathrm{V}_{\mathrm{n}}=$ max. 1.2 V peak to peak
Base-input (W-terminal)
Input capacitance max. 60 pF
Additional triggering facilities can be obtained by connecting the output of the trigger gates to terminal $W$ of the pulse driver, e.g. 6 trigger gates may be connected in parallel to terminal W provided the total wiring capacitance $\mathrm{CW}_{\mathrm{W}}=\max .30 \mathrm{pF}$

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently).
Transistor TR3 conducting
$\begin{array}{lll}\text { Voltage } & & \begin{aligned} \mathrm{V}_{\mathrm{Q}} & =\min .0 \mathrm{~V} \\ & \\ \text { Available direct current } & \\ & \\ \mathrm{I}_{\mathrm{QD}} & =\min .0 .3 \mathrm{~V}\end{aligned} \\ & \end{array}$
Available transient charge when $V_{Q}$ changes from $2 / 3 V P$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
Q_{Q T}=\min .185 n C
$$

Maximum wiring capacitance 1500 pF
Delays and switching times
fall time $\quad:$ ff $=\max .1 .5 \mu \mathrm{~s}$
fall delay $\quad: t_{f d}=\max .2 \mu \mathrm{~s}$
input pulse duration $: t_{p}=\min .2 \mu \mathrm{~s}$
output pulse duration : $t_{0}=$ depends on value of external capacitor between terminals 11 and 17.

$$
=\max .5 \mathrm{~ms}
$$

recovery time

$$
: t_{\mathrm{rec}}=\min .2 t_{0}
$$

The minimum time between two successive input pulses is determined by two factors:

1) $3 x t_{0} \geq t_{p}+t_{g s}$ : the next input pulse may start a time $=2 t_{0}$ after the trailing edge of the output pulse.
2) $3 x t_{0}<t_{p}+t_{g s}$ : the next input pulse may start a time $=t^{\prime}$ gs $(26 \mu \mathrm{sec})$ after the trailing edge of the preceding input pulse.


Duration of the output pulse

Intrinsic value
Increase with external capacitor
Tolerance
${ }^{t_{f}}+t_{o}=\max .4 \mu \mathrm{~s}$
$1 \mu \mathrm{~s} \quad$ per 280 pF
$\pm 15 \%$

## Stability of output-pulse duration

An increase in ambient temperature by $1^{\circ} \mathrm{C}$ gives a reduction of the pulse duration of less than $0.1 \%$ and vise versa.
There is practically no difference in duration between different output pulses at any combination of permitted supply voltages.
An increase of the leakage current of the external capacitor ( $C_{\text {ext }}$ ) with $1 \mu \mathrm{~A}$ decreases the pulse duration by less than $0.15 \%$ and vice versa.

## PULSE SHAPER

The unit PS 10 contains a Schmitt trigger (squaring) circuit followed by an inverting amplifier.
An input signal of a magnitude exceeding the tripping level of the unit, is re-shaped and inverted into the standard d.c. level at the output. The output voltage transients are short and suitable for driving the various circuits at their trigger $(T)$ inputs.
The ferminals $A$ and $B$ are provided in order to be able to use the PS 10 for the following purposes:
1 as a pulse shaper, driven by an external source
2 as a relaxation oscillator circuit
3 as a pulse shaper, driven by circuit blocks of the 10 -series.
The circuit is mounted inside a sealed metal can with 19 wire terminals.
Ambient temperature range:
operating
storage
Weight
Case
-25 to $+55^{\circ} \mathrm{C}$
below $0{ }^{\circ} \mathrm{C}$ : derated data
$-55^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
approx. 30 g
low standard case

terminal location

drawing symbol

## CIRCUIT DATA


$2=B=$ direct base input
3 = not connected
$4=\mathrm{E}=$ common supply 0 V (interconnected to terminal 10)
$5=$ not connected
$6=Q=$ output
7 = not connected
8 = not connected
$9=\mathrm{N}=$ supply -12 V
$10=\mathrm{E}=$ common supply 0 V (interconnected to terminal 4)
$11=X_{2}=$ internally connected
$12=$ not connected
$13=$ not connected
$14=X_{1}=$ internally connected
$15=$ not connected
$16=$ not connected
$17=\mathrm{A}=$ resistor input (interconnected to terminal 1)
$18=\mathrm{P}=$ supply +12 V )
$19=\mathrm{P}=$ supply +12 V \}


Power supply
Terminal 9: $V_{N}=-12 \mathrm{~V} \pm 5 \%,-1 / \mathrm{N}=1 \mathrm{~mA}$ 10: $\mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common 19: $V_{P}=+12 V \pm 5 \%, I_{P}=6 \mathrm{~mA}$ )
nominal value of the current

INPUT REQUIREMENTS ( $a$ $V_{P}=11.4 \mathrm{~V}$ and $V_{N}=-12.6 \mathrm{~V}$ unless specified differently).

## Application 1

Unit driven by an external source with $R_{i}=\max .24 \mathrm{k} \Omega$

$$
=\max .16 \mathrm{k} \Omega\left(\mathrm{Tamb}^{2}=\min .-25^{\circ} \mathrm{C}\right)^{*}
$$

Input voltage to be applied to terminal B
Transistor TR3 conducting (output level "positive low")
Voltage $\quad V_{B}=\max .0 .36 \mathrm{Vp}$
limiting value $\quad=\max .10 \mathrm{~V}$
Current

$$
\begin{aligned}
\mathrm{I}_{\mathrm{B}} & =\min \cdot 0.1 \mathrm{~mA} \\
& =\max .12 \mathrm{~mA}
\end{aligned}
$$

Transistor TR3 non-conducting (output level "positive high")
Voltage $\quad V_{B}=\min .0 .13 V_{P}$
limiting value $\quad-V_{B}=\max .1 .2 V$
Current $\quad-I_{B}=\max .0 .01 \mathrm{~mA}$
Hysteresis (difference between on and off tripping level)
Voltage $\quad \Delta V_{B}=\min .0 .12 V_{P}$


The hysteresis is affected by the $R_{i}$ of the external source.
The relation is given by the following formula:

$$
\begin{aligned}
& T_{\mathrm{amb}}=\min .0{ }^{\circ} \mathrm{C} \\
\Delta V_{i}= & \min .\left(0.12 \mathrm{Vp}-0.057 \mathrm{R}_{\mathrm{i}}\right) \\
\Delta V_{B}= & \frac{\Delta V_{i}}{1+0.07 R_{i}} \quad
\end{aligned}
$$

Application 2: Unit used in a relaxation oscillator circuit
Application information will be issued separately.
Application 3 : Unit driven by circuit blocks of the 10 -series
For this operation terminal $A$ has to be connected to $V_{P}$ (terminal 18) and the input voltage $V_{G}$ has to be applied to terminal $B$ via a diode, e.g. type OA 85/OA 95.

* Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.

Transistor TR3 non-conducting (output level "positive high")
Voltage $\quad V_{G}=\min .0 \mathrm{~V}$

$$
=\max .0 .3 \mathrm{~V}
$$

Required direct current $\quad{ }^{-1} \mathrm{GD}=\max .0 .9 \mathrm{~mA}$
Required transient charge
when $V_{B}$ changes from $2 / 3 V P$
to 0.5 V in $1.5 \mu \mathrm{~s} \quad-Q_{\mathrm{G}}=\max .0 .8 \mathrm{nC}$
Transistor TR3 conducting (output level "positive low")
Voltage
$V_{G}=\min .2 / 3 V_{p}$
Type of diodes and number to be connected in parallel to terminal B: $30 \times$ OA 85/OA $95 / A A Y 21 / A A Y 32$

OUTPUT DATA ( $a$ t $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently)
Transistor TR3 conducting (output level "positive low")
Voltage $\quad \begin{aligned} V_{Q} & =\min .0 \mathrm{~V} \\ & =\max .0 .3 \mathrm{~V}\end{aligned}$
Available direct current

$$
\begin{aligned}
\mathrm{I}_{\mathrm{QD}} & =\min \cdot 10 \mathrm{~mA} \\
& =\min \cdot \quad 7.7 \mathrm{~mA}\left(\mathrm{~T}_{\mathrm{amb}}=\min \cdot-25^{\circ} \mathrm{C}\right)^{\star}
\end{aligned}
$$

Available transient charge when $V_{Q}$ changes from $2 / 3 V_{P}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
Q_{Q T}=\min _{\min \cdot 21 \mathrm{nC}}^{\mathrm{mC}}\left(\mathrm{~T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}\right)^{\star}
$$

Maximum wiring capacitance

Delays and switching times
pulse duration: ${ }_{\mathrm{p} 1}=\min .6 \quad \mu s$ ${ }_{\mathrm{p}} \mathrm{t}_{\mathrm{p}}=\min .3 \mu \mathrm{~s}$
fall delay $\quad:{ }^{t_{f d}}=\max .0 .1 \mu \mathrm{~s}$ rise delay $\quad: t_{r d}=\max .0 .1 \mu \mathrm{~s}$ fall time $\quad: \mathrm{t}_{\mathrm{f}}=\max .1 .5 \mu \mathrm{~s}$
${ }^{\star}$ Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.

200 pF


## RELAY DRIVER

The unit comprises a single input positive diode gate followed by a noninverting amplifier, intended for driving relays. The number of gate ( $G$ ) inputs can be extended by means of external diodes to be connected to the extension gate input EG.
The circuit is mounted inside a sealed metal can with 19 wire terminals.

Maximum pulse repetition frequency
Ambient temperature range:
Weight
operating
storage Case

100 Hz
-25 to $+55^{\circ} \mathrm{C}$
below $0{ }^{\circ} \mathrm{C}$ : derated output data
$-55^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
approx. 30 g
low standard case

terminal location

drawing symbol

## CIRCUIT DATA

## Terminal

| $1=E G=$ extension gate input | $11=$ | not connected |
| :---: | :---: | :---: |
| $2=$ not connected | $12=$ | not connected |
| $3=$ not connected | $13=$ | not connected |
| $4=$ not connected | $14=$ | not connected |
| $5=\mathrm{G}=$ gate input | $15=$ | not connected |
| $6=$ not connected | $16=$ | output |
| $7=\quad$ not connected | $17=$ | not connected |
| $8=\quad$ not connected | $18=$ | not connected |
| $9=\mathrm{N}=$ supply - 12 V | $19=$ | supply +12 V |

$10=\mathrm{E}=$ common supply 0 V


Power supply
Terminal $9: V_{N}=-12 \mathrm{~V} \pm 5 \% ;-I_{N}=4.2 \mathrm{~mA}$ (output transistor nominal non-conducting values
$-\mathrm{I}_{\mathrm{N}}=16.8 \mathrm{~mA}$ (output transistor $\left.\begin{array}{c}\text { conducting }\end{array}\right\} \begin{aligned} & \text { of the } \\ & \text { current }\end{aligned}$
$10: V_{E}=O V$ common
19: $\left.\mathrm{V}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5 \% \quad \mathrm{I}_{\mathrm{P}}=4.6 \mathrm{~mA} \begin{array}{c}\text { (output transistor } \\ \text { non-conducting }\end{array}\right) \begin{aligned} & \text { nominal } \\ & \text { values } \\ & \mathrm{I}_{\mathrm{P}}=8 \mathrm{~mA} \begin{array}{l}\text { (output transistor } \\ \text { conducting the }\end{array}\end{aligned} \begin{aligned} & \text { current }\end{aligned}$
INPUT REQUIREMENTS (at $V_{P}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently).

## Output transistor conducting

Voltage

$$
\begin{aligned}
V_{G} & =\max \cdot 0.3 \mathrm{~V} \\
& =\min \cdot 0 \mathrm{~V}
\end{aligned}
$$

Total required direct
current

$$
{ }^{-1} G D=\max \cdot 4.7 \mathrm{~mA}
$$

Total required transient charge, when $\mathrm{V}_{\mathrm{G}}$ changes
from $2 / 3 V_{p}$ to 0.5 V in
$1.5 \mu \mathrm{~s}$

$$
-Q_{G T}=\max \cdot 3.4 \mathrm{nC}
$$

## Output transistor non-conducting

Voltage $\quad V_{G}=\min \cdot 2 / 3 V_{P}$

$$
=\max \cdot V_{P}
$$

Type of diodes and maximum number connected in parallel at terminal EG: $12 \times A A Y 21 / A A Y 32$

## OUTPUT DATA

## Output transistor conducting

Voltage $\quad-V_{Q}=\max .0 .5 \mathrm{~V}$
Available load current $\quad{ }^{-1} Q=m i n .200 \mathrm{~mA}$

$$
=\min .132 \mathrm{~mA}\left(\mathrm{~T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}\right)^{\star}
$$

Qutput transistor non-conducting

| Voltage | $-\mathrm{V}_{\mathrm{Q}}=$ absolute $\max .55 \mathrm{~V}$ (resistive load) |
| ---: | :--- | ---: | :--- |
| Leakage current | $-\mathrm{I}_{\mathrm{Q}}=$ max. 2.5 mA |

## Notes: 1) Protection diode

When inductive loads are switched, the output transistor $T_{2}$ must be protected against voltage transients by means of a diode, mounted across the load, the cathode connected to the $Q$ - output terminal. Recommended type of diode: BY100.
2) Mounting rules

Due to heat dissipation it is not allowed to mount more than 8 units RD10 on e.g. a printed-wiring board of the standard dimensions ( $121.8 \mathrm{~mm} \times 207.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ).
This holds for vertical mounting as well as for horizontal mounting. Moreover the units must be spread over the board as much as possible. Mounting of 3 printed-wiring boards equipped with RD 10's adjacent to each other in the mounting chassis 432202638240 is prohibited without forced cooling.

* Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation.


## RELAY DRIVER

The unit comprises a single input positive diode gate followed by a non-inverting amplifier, intended for driving inductive and resistive loads. The number of gate ( $G$ ) inputs can be extended by means of external diodes to be connected to the extension gate input EG.
The output transistor $\mathrm{TR}_{3}$ is cut off, only when all inputs are at a positive high level (min. $2 / 3 \mathrm{~V}_{\mathrm{p}}$ ).
The terminal location is exactly similar to that of the RD 10 .
The circuit is mounted inside a sealed metal can with 19 wire terminals.
Maximum pulse repetition frequency 100 Hz

Ambient temperature range:
operating
storage

Weight
Case

$$
\begin{aligned}
& -25 \text { to }+55^{\circ} \mathrm{C} \\
& -55 \text { to }+75^{\circ} \mathrm{C}
\end{aligned}
$$

approx. 30 g
low standard case

terminal location

drawing symbol

## CIRCUIT DATA

Terminal

| $1=\mathrm{EG}=$ extension gate input | $11=$ not connected |
| :---: | :---: |
| $2=$ not connected | $12=$ not connected |
| $3=$ not connected | $13=$ not connected |
| $4=$ not connected | $14=$ not connected |
| $5=\mathrm{G}=$ gate input | $15=$ not connected |
| $6=$ not connected | $16=\mathrm{Q}=$ output |
| $7=\quad$ not connected | $17=$ not connected |
| $8=$ not connected | $18=$ not connected |
| $9=\mathrm{N}_{1}=$ supply - 12 V | 19 = $\mathrm{P}=$ supply +12 V |
| $10=\mathrm{E}=$ common supply 0 V |  |

$10=\mathrm{E}=$ common supply 0 V


Power supply
Terminal 9: $\mathrm{V}_{\mathrm{N}_{1}}=-12 \mathrm{~V} \pm 5 \% ;-\mathrm{I}_{\mathrm{N}_{1}}=17 \mathrm{~mA}$ (output transistor conducting

$$
\begin{aligned}
& 10: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V} \text { common } \\
& 19: \mathrm{V}_{\mathrm{p}}=+12 \mathrm{~V} \pm 5 \% ; \mathrm{I}_{\mathrm{p}}=8 \mathrm{~mA} \text { (output transistor } \\
& \text { conducting }
\end{aligned}
$$

nominal values of the current

Output voltage: $-\mathrm{V}_{\mathrm{N}_{2}}=12 \mathrm{~V}$ up to $\max .55 \mathrm{~V}$;

$$
-\mathrm{I}_{\mathrm{N}_{2}}=\max .200 \mathrm{~mA}
$$

INPUT REQUIREMENTS (at $\mathrm{V}_{\mathrm{p}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}_{1}}=-12.6 \mathrm{~V}$ unless specified differently)
Output transistor conducting
Voltage

$$
\mathrm{V}_{\mathrm{G}}=\max _{\min } \cdot 0.3 \mathrm{~V}
$$

Total required direct current $\quad-I_{G D}=\max .4 .7 \mathrm{~mA}$
Total required transient charge, when $\mathrm{V}_{\mathrm{G}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{p}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$
$-\mathrm{Q}_{\mathrm{GT}}=\max \cdot 3.4 \mathrm{nC}$
Output transistor non-conducting
Voltage
$\mathrm{V}_{\mathrm{G}}=\underset{\max \cdot 2 / 3}{\min } \mathrm{~V}_{\mathrm{p}}$
Type of diodes and maximum number connected in parallel at terminal EG: $12 \times$ OA95/OA85

## OUTPUT DATA

Output transistor conducting
Voltage $\quad-\mathrm{VQ}=\max .0 .8 \mathrm{~V}$
Available load current $\quad-\mathrm{I}_{\mathrm{Q}}=\min .200 \mathrm{~mA}$
Output transistor non -conducting
$\begin{array}{ll}\text { Voltage } & -\mathrm{V}_{\mathrm{Q}}=\text { absolute } \max .55 \mathrm{~V} \\ \text { Leakage current } & -\mathrm{I}_{\mathrm{Q}}=\max .5 \mathrm{~mA}\end{array}$
Leakage current $\quad-\mathrm{I}_{\mathrm{Q}}=\max .5 \mathrm{~mA}$

## Notes:

1. Protection diode

When inductive loads are switched, the output transistor $\mathrm{TR}_{3}$ must be pro. tected against voltage transients by means of a diode, mounted across the load, the cathode connected to the Q - output terminal. Recommended types of diode: BAY39/1N921/1N922/BAX78.
2. Mounting rules

Due to heat dissipation it is not allowed to mount more than 8 units RD 11 on e.g. a printed-wiring board of the standard dimensions ( $121.8 \mathrm{~mm} \times 207.0 \mathrm{~mm}$ x 1.6 mm ).
This holds for vertical mounting as well as for horizontal mounting. Moreover the units must be spread over the board as much as possible. Mounting of 3 printed-wiring boards equipped with RD 11's adjacent to each other in the mounting chassis 432202638240 is prohibited without forced cooling.
3. Power supply

When the power supplies are switched on or switched off, care must be taken that the output voltage $\mathrm{V}_{\mathrm{N}_{2}}$ may only be applied without the presence of the other supply voltages $\mathrm{V}_{\mathrm{N}}$ and $\mathrm{V}_{\mathrm{p}}$ for a time of max. 60 s .

## POWER AMPLIFIER

The PA10 consists of a npn/pnp/pnp transistor amplifier circuit, designed to be used as a power amplifier in the "10-series" of circuit blocks.
The amplifier can be driven directly by the circuit blocks FF 10, FF 11, FF 12, 2GI10, 2GI11, 2Gl12, OS11, PD11, PS 10, GA 11 and TU10. The output loadability is 2A, 55 V (abs. max. values). The built-in diode across the output terminals protects the output transistor against voltage transients which occur when the unit is driving an inductive load.
The circuit is mounted on a glass epoxy printed-wiring board, the output transistor is provided with an aluminium heat sink.

Ambient temperature range:

| operating <br> storage | -25 to $+55{ }^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Weight |  |
|  |  |
|  | approx. 95 g g |



## CIRCUIT DATA

## Terminal

$1=G=$ gate input
$2=E G=$ extention gate input
$3=\mathrm{N}_{1}=$ supply -12 V
$4=P=$ supply +12 V
$5=\mathrm{E}_{1}=$ common supply 0 V
$6=K=$ cathode of diode D 4
$7=\mathrm{E}_{2}=$ common supply 0 V
$8=\mathrm{N}_{2}=$ supply abs. max. 55 V
$9=\mathrm{N}_{2}{ }^{\prime}=$ supply abs. max. 55 V
$10=Q=$ output


Power supply

$$
\begin{aligned}
\text { Terminal } 3: \mathrm{V}_{\mathrm{N}_{1}}=-12 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N} 1} & =\max \cdot 30 \mathrm{~mA} \text { (TR3 conducting) } \\
& =\max \cdot 18 \mathrm{~mA} \text { (TR3non-conducting) } \\
4: \mathrm{V}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{I}_{\mathrm{P}} & =\max \cdot 41 \mathrm{~mA} \text { (TR3 conducting) } \\
& =\max \cdot 39.5 \mathrm{~mA} \text { (TR } R_{3} \text { non-conducting) }
\end{aligned}
$$

5: $\mathrm{V}_{\mathrm{EI}}=0 \mathrm{~V}$ common
7: $\mathrm{V}_{\mathrm{E} 2}=0 \mathrm{~V}$ common
8: $-\mathrm{V}_{\mathrm{N} 2}=12 \mathrm{~V}$ up to max. $55 \mathrm{~V},-\mathrm{I}_{\mathrm{N} 2}=\max .2 \mathrm{~A}$

## MECHANICAL CONSTRUCTION



The dimensions ( $\max 111.9 \mathrm{~mm} \times 38.7 \mathrm{~mm} \times 35 \mathrm{~mm}$ ) and terminal location can be seen from the drawing given above.
Since the aluminium heat-sink is insulated from the circuit, no special measures need be taken regarding the mounting of the unit. The mechanical design of the PA 10 is based on its use in the standardized mounting chassis 432202638240. For this purpose the PA 10 is to be mounted directly on a printed-wiring board. On such a standard printed-witing board (4322 026 38680), up to four PA 10's can be mounted; it takes two positions in the chassis 432202638240 . To ensure proper cooling of the unit, the PA 10 has to be mounted in such a way that a free flow of air through it is guaranteed.

## INPUT REQUIREMENTS

A d.c. voltage level is applied to terminal $G$.
Output transistorTR 3 non-conducting
voltage
required direct current required transient charge when $\mathrm{V}_{\mathrm{G}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{p}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

Output transistorTR 3 conducting voltage

$$
\begin{aligned}
V_{G} & =\max \cdot 0.3 \mathrm{~V} \\
& =\min \cdot 0 \mathrm{~V} \\
-I_{G D} & =\max \cdot 5.3 \mathrm{~mA} \\
-Q_{G T} & =\max \cdot 5.2 \mathrm{nC}
\end{aligned}
$$

$$
V_{G}=\min \cdot 2 / 3 V_{P}
$$

$$
=\max . V_{p}
$$

Type of diodes and maximum number connected in parallel at terminal EG:
$12 \times$ OA85/OA95

## OUTPUT DATA

Output transistor $\mathrm{TR}_{3}$ non-conducting
voltage $\quad-\mathrm{V}_{\mathrm{Q}}=$ absolute max. 55 V
leakage current $\quad-I_{Q}=\max .30 \mathrm{~mA}$
Output transistor TR 3 conducting
voltage $\quad-V_{Q}=\max .1 .2 V$
available load current $-I_{Q}=\min .2 A($ switching rate $=\max .40 \mathrm{~Hz}$ )
For load currents less than 2A the maximum switching rate has to be determined with the formula below: $f_{\max }=360-\left.160\right|^{I} Q \mid$

Delays and switching times (for orientation only)
Unit loaded with a resistor of $30 \Omega$
Rise delay: ${ }_{\mathrm{rd}}=\max .10 \mu \mathrm{~s}$
Rise time : $t_{r}=\max .50 \mu \mathrm{~s}$
Fall delay: $\dagger_{f d}=\max .25 \mu \mathrm{~s}$
Fall time : $\mathrm{t}_{\mathrm{f}}=\max .100 \mathrm{is}_{\mathrm{s}}$


Unit loaded with an inductive load
The unit is provided with a built-in diode to protect the output transistor against voltage transients which occur when an inductive load is switched. This protection is realized at the expense of a very long fall delay time of the current in this load.
At supply voltages below 55 V , however, a wire jumper in series with this diode can be interchanged with a resistor to decrease this delay time. The max. permissible value of this resistor is given in the figure below with the current, flowing through the load at the moment of switching-off, as parameter.


## NUMERICAL INDICATOR TUBE DRIVER

The unit ID 10 can drive the numerical indicator tube ZM1000, ZM1020 or ZM1080. It has to be driven by a decade counter operating in the 1-2-4-8 or 1-2-4-2 (jump at 8) code.

The unit comprises the decoding circuits for both codes as well as the driver stages for the ZM1000, ZM1020 or ZM1080.

When the decade counter is set on digit number 0 , the inputs $A, B, C$ and $D$ of the ID 10 are to be connected to the outputs of the flip-flops in the decade, which are at low level. Consequently the inputs $\bar{A}, \bar{B}, \bar{C}$ and $\bar{D}$ are to be connected to the flipflop outputs which are at high level.

Primarily the ID 10 forms a load for outputs of flip-flops, which are at high level. For flip-flop outputs at low level the ID 10 forms a relative low load.
So any additional load in excess of the ID 10 is restricted by the specified minimum value of the high level for the flip-flop outputs.
The last flip-flop of the decade counter is still capable to drive the next decade.
The circuit is mounted inside a sealed metal can with 19 wire terminals.
Ambient-temperature range:

> operating
> storage

Weight
Case

$$
\begin{aligned}
& -55 \text { to }+55^{\circ} \mathrm{C} \\
& -55 \text { to }+85^{\circ} \mathrm{C} \\
& \text { approx. } 40 \mathrm{~g} \\
& \text { high standard case }
\end{aligned}
$$


terminal location

drawing symbol


Terminals
$1=Q_{0}=$ output to be connected to pin $k_{0}$ of indicator tube
$2=Q_{1}=$ output to be connected to pin $k_{1}$ of indicator tube
$3=Q_{2}=$ output to be connected to pin $k_{2}$ of indicator tube
$4=Q_{5}=$ output to be connected to pin $k_{5}$ of indicator tube
$5=Q_{4}=$ output to be connected to pin $k_{4}$ of indicator tube
$6=Q_{6}=$ output to be connected to pin $k_{6}$ of indicator tube
$7=Q_{8}=$ output to be connected to pin $k_{8}$ of indicator tube
$8=Q_{9}=$ output to be connected to pin $k_{9}$ of indicator tube
$9=\bar{A}=$ input to be connected to $\bar{Q}$ of driving flip-flop A
$10=E=$ common supply 0 V
$11=Q_{3}=$ output to be connected to pin $k_{3}$ of indicator tube
$12=\bar{C}=$ input to be connected to $\bar{Q}$ of driving flip-flop C
$13=B=$ input to be connected to $Q$ of driving flip-flop $B$
$14=\bar{B}=$ input to be connected to $\bar{Q}$ of driving flip-flop $B$
$15=Q_{7}=$ output to be connected to pin k7 of indicator tube
$16=\bar{D}=$ input to be connected to $\bar{Q}$ of driving flip-flop $D$
$17=D=$ input to be connected to $Q$ of driving flip-flop $D$
$18=C=$ input to be connected to $Q$ of driving flip-flop C
$19=A=$ input to be connected to $Q$ of driving flip-flop $A$

## Power supply

Terminal $10: 0 \mathrm{~V}$ common, connected to the metal case
$\mathrm{V}_{\mathrm{b}}=250 \mathrm{~V} \pm 10 \%, \mathrm{R}_{\mathrm{a}}=68 \mathrm{k} \Omega \pm 2 \%$ power supply for the $\mathrm{ZM1000}$,
$\mathrm{V}_{\mathrm{b}}=250 \mathrm{~V} \pm 15 \%, \mathrm{R}_{\mathrm{a}}=62 \mathrm{k} \Omega \pm 2 \% \quad \mathrm{ZM1} 020$ or ZM 1080

## INPUT REQUIREMENTS

## Input at low level

Voltage

Required direct current
Input at high level
Voltage

Required direct current

$$
\begin{aligned}
V_{1} & =\min . & 0 \mathrm{~V} \\
& =\max . & 0.3 \mathrm{~V}
\end{aligned}
$$

| $A, \bar{A}, D$ | $\bar{B}, C, \bar{C}, \bar{D}$ | $B$ |
| :---: | :---: | :---: |
| 0 mA | 0.3 mA | 0.6 mA |

$$
\begin{aligned}
V_{1} & =\min . \quad 7.6 \mathrm{~V} \\
& =\max . \quad 15 \mathrm{~V}
\end{aligned}
$$

$$
\begin{array}{c|c|c}
A, \bar{A}, D & \bar{B}, C, \bar{C}, \bar{D} & B \\
\hline 0.2 \mathrm{~mA} & 0.28 \mathrm{~mA} & 0 \mathrm{~mA}
\end{array}
$$

When the ID 10 is driven by flip-flops with only the $Q$-outputs connected to the inputs of the ID 10, the Q-outputs of these flip-flops may furthermore be loaded with a number of 10 -series diode-inputs, provided each driven input represents a load of $-I_{D}=$ max. 1.1 mA and $-Q_{T}=\max .3 .4 \mathrm{nC}$, as stated on the next page.

| input ID 10 | number of diode-inputs |  |
| :---: | :---: | :---: |
|  | $\min .0{ }^{\circ} \mathrm{C}$ | $\min .-25{ }^{\circ} \mathrm{C}$ |
| $\mathrm{A}, \overline{\mathrm{A}}, \mathrm{D}$ | 6 | 6 |
| B | 7 | 5 |
| $\overline{\mathrm{~B}}, \mathrm{C}, \overline{\mathrm{C}}, \overline{\mathrm{D}}$ | 4 | 4 |

The loadability of the flip-flop outputs can be increased by connecting an external resistor of $51 \mathrm{k} \Omega \pm 5 \%$ in parallel for each additional diode-input with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and the positive voltage supply $\vee_{p}$.
This resistor however represents a load at low level for the driving unit.
Required direct current : $I_{R}=\max .0 .2 \mathrm{~mA}$
Required transient charge: $Q_{R}=\max \cdot 0.2 \mathrm{nC}$
Note-When a current is flowing towards the unit the positive sign is used.

## OUTPUT DATA

The outputs $Q_{0}$ up to and including $Q_{q}$ of the ID 10 have to be connected to the pins $k_{0}$ up to and including $k_{9}$ of the numerical indicator tube ZM1000, ZM1020 or ZM1080.
The anode of these tubes has to be connected via a resistor $R_{a}$ to the high voltage power supply $\mathrm{V}_{\mathrm{b}}$.
The current available at these 10 numerical outputs of the ID 10 can cope with the required cathode current $\mathrm{I}_{\mathrm{k}}$ of the indicator tube $\mathrm{ZM1000}, \mathrm{ZM1020}$ or $\mathrm{ZM1080}$, when the following conditions are observed:
a. operation temperature range
b. power supply $\mathrm{V}_{\mathrm{b}}$ for $\mathrm{ZM1000}$, ZM 1020 or $\mathrm{ZM1080}$
c. anode series resistor $R_{a}$

In the following graphs these data are specified.




Wiring capacitance at each output $Q$-terminal of the ID 10:
$\max .500 \mathrm{pF}$

## DECADE COUNTER AND

## NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



RZ 22603-11
The assembly consists of four circuit blocks FF 12, with or without a circuit block ID 10, mounted on a printed-wiring board. It is available in five versions.

- DCA 10 A catalog number 272200902001.

This assembly contains four flip-flops FF 12, intended to be used as a single decade counter, operating in the 1-2-4-8 code, and a numerical indicator tube driver ID 10, providing the BCD - to decimal decoding- and driving circuits for the numerical indicator tube ZM1000, ZM1020 or ZM1080.
The required interconnections are shown in Figs. 1 and 2.

- DCA 10 B catalog number 272200902011.

This assembly is identical to the DCA 10 A but without the circuit block ID 10 mounted on the board. The lay-out of the printed-wiring board allows the mounting of the ID 10 separately (see Figs. 7 and 8).

- DCA 10 C catalog number 272200902021.

This assembly contains four flip-flops FF 12, intended to be used as a buffer memory. When the trigger inputs of the four flip-flops are interconnected externally, with one trigger pulse applied to this common trigger line, the contents of a decade counter can be shifted in parallel into the buffer memory. To this end the Q-outputs of the decade counter have to be connected to the corresponding gate inputs (G) of the buffer memory flip-flops.
Furthermore the assembly contains the numerical indicator tube driver ID 10, providing the BCD - to decimal decoding and driving circuits for the numerical indicator tube ZM1000, ZM1020 or ZM1080.
The required interconnections are shown in Figs. 9 and 10 .

- DCA 10 D catalog number 272200902031.

This assembly is identical to the DCA 10 C but without the circuit block ID 10 mounted on the board. The lay-out of the printed-wiring board allows the mounting of the ID 10 separately (see Figs. 11 and 12).

- DCA 10 E catalog number 272200902041.

This assembly contains four flip-flops FF 12, intended to be used as a binary counter, scaler of 16 .
The required interconnections are shown in Figs. 13 and 14.
All these versions are provided with the capacitors $C_{1}$ and $C_{2}$, which filter the supply voltages from noise. These capacitors are mounted on the printed-wiring board.

The bare printed-wiring board (catalog number 4322026 38700), provided with plated-through holes and double-sided goldplated contacts, is made of glassepoxy material. Moreover, the printed-wiring board is delivered with an extractor and a locking device. With the mating connector (catalog number 2422 02052591 ), not supplied with the assembly, the printed-wiring board of standard dimensions ( $121.8 \mathrm{~mm} \times 207.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis (catalog number 4322026 38240). The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number 4322026 32150).

Counting rate
Ambient temperature range operating
storage
Weight
max. 30 kHz
-25 to $+55^{\circ} \mathrm{C}$
below $0{ }^{\circ} \mathrm{C}$ : derated output data -55 to $+75^{\circ} \mathrm{C}$ approx. 300 g

The date specified below apply to the DCA 10 A in particular.
For the sake of simplicity for the other versions only data are specified separately, which differ from those of the DCA 10 A .
DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER DCA 10 A

## CIRCUIT DATA <br>  <br> 


Fig. 1


Terminals
1 = trigger input $T$ of flip-flop D
2 = output Q of flip-flop A
3 = output Q of flip-flop C
4 = output Q of flip-flop D
5 = output $\bar{Q}$ of flip-flop $D$
6 = numerical output 7 of ID 10
7 = output $\bar{Q}$ of flip-flop B
8 = output Q of flip-flop B
$9=$ output $\overline{\mathrm{Q}}$ of flip-flop C
10 = numerical output 3 of ID 10
11 = gate input G of flip-flop D
$12=$ trigger input $T$ of flip-flop $B$
13 = gate input G of flip-flop B

Fig.2. DCA10A
14 = extension gate input EG of flip-flop A
15 = gate input $G$ of flip-flop B
16 = base input W of flip-flop A
17 = gate input G of flip-flop A
18 = set input S of flip-flop B
19 = additional trigger input T of flipflop A
$20=$ trigger input $T$ of flip-flop $A$
21 = common negative supply -12 V
22 = common positive supply +12 V
23 = common supply 0 V

```
    la = set input S of flip-flop D
    2a = set input S of flip-flop D
    3a = output \overline{Q}}\mathrm{ of flip-flop A
    4a = numerical output 9 of ID 10
    5a = numerical output 8 of ID 10
    6a = numerical output 6 of ID 10
    7a = numerical output 4 of ID 10
    8a = numerical output 5 of ID 10
    9a = numerical output 2 of ID. 10
10a = numerical output 1 of ID 10
11a = numerical output 0 of ID 10
12a = gate input G of flip-flop D
```

$13 a=$ gate input $G$ of flip-flop $C$
$14 a=$ extension gate input EG of flip-flop A
$15 a=$ gate input $G$ of flip-flop $C$
$16 a=$ base input $W$ of flip-flop $A$
$17 \mathrm{a}=$ gate input G of flip-flop A
$18 a=$ set input $S$ of flip-flop $B$
$19 a=$ trigger input $T$ of flip-flop C
$20 a=$ set input $S$ of flip-flop A
21a = set input S of flip-flop A
$22 a=$ set input $S$ of flip-flop C
$23 a=$ set input $S$ of flip-flop $C$

Power supply
Terminal 21: $\mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=4.1 \mathrm{~mA}$ ) The current values 22: $\left.\mathrm{V}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{I}_{\mathrm{P}}=30 \mathrm{~mA}\right\}$ are nominal $23: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common

INPUT REQUIREMENTS (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently)

## Set/reset input (S-terminals)

Each S-input of the four flip-flops is brought out separately. A "positive low" voltage (between 0 V and 0.3 V ) drives the corresponding transistor into the nonconducting state.

| Transistor-conducting |  |  |  |
| :---: | :---: | :---: | :---: |
| Voltage | $\mathrm{V}_{\mathrm{S}}$ | $\begin{aligned} & =\min . \\ & =\max . \end{aligned}$ | $\begin{array}{r} 2 / 3 \mathrm{~V}_{\mathrm{P}} \\ \mathrm{~V}_{\mathrm{P}} \end{array}$ |
| Transistor non-conducting |  |  |  |
| Voltage | $\mathrm{V}_{\text {S }}$ | $\begin{aligned} & =\min \\ & =\max . \end{aligned}$ | $\begin{array}{r} 0 \mathrm{~V} \\ 0.3 \mathrm{~V} \end{array}$ |
| Required direct current | ${ }^{-1}$ SD | $=\max$. | 1.95 mA |
| Required transient charge when $\mathrm{V}_{\mathrm{S}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ | -QST | $=\max$. | 2.8 nC |

When the four flip-flops are reset simultaneously
Required direct current $\quad \mathrm{I}_{\mathrm{SD}}=\min .7 .8 \mathrm{~mA}$
Required transient charge
when $\mathrm{V}_{\mathrm{S}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$
to 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{Q}_{\mathrm{ST}}=\max .11 .2 \mathrm{nC}$
Time data
$\left.\begin{array}{llll}\text { Pulse duration } & \mathrm{t}_{\mathrm{p}} & =\min . & 8 \\ \text { Recovery time } \\ \text { Time delay between S- } \\ \text { and T-signal }\end{array} \quad \mathrm{t}_{\mathrm{rec}}=\min . \begin{array}{ll}15 & \mu \mathrm{~s}\end{array}\right\}$ See point 4 x )

## Gate input (G-terminals)

A d.c. voltage level is applied to terminal G.
A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $2 / 3 \mathrm{~V}_{\mathrm{P}}$ and $\mathrm{V}_{\mathrm{P}}$ ) opens the gate.

| Gate open |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage | $\mathrm{V}_{\mathrm{G}}$ | $\begin{aligned} & =\min . \\ & =\max . \end{aligned}$ | 2/3 | $\mathrm{V}_{\mathrm{P}}$ $\mathrm{V}_{\mathrm{P}}$ |  |
| Gate closed |  |  |  |  |  |
| Voltage | $\mathrm{V}_{\mathrm{G}}$ | $\begin{aligned} & =\min . \\ & =\max . \end{aligned}$ | $\begin{array}{r} 0 \\ 0.3 \end{array}$ | V |  |
| Required direct current | $-\mathrm{I}_{\mathrm{GD}}$ | $=\max$. | 1.1 | m |  |
| Required transient charge when $\mathrm{V}_{\mathrm{G}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{QGT}_{\mathrm{GT}}=\max .1 .2 \mathrm{nC}$ |  |  |  |  |  |
| Time data |  |  |  |  |  |
| Trigger gate setting time | $\mathrm{t}_{\mathrm{gs}}$ | $=\min$. | 29 | $\mu \mathrm{s}$ | See point $6^{\text {x }}$ ) |
| Trigger gate inhibiting time | $\mathrm{t}_{\mathrm{gi}}$ | $=\min$. | 29 | $\mu \mathrm{S}$ | See point 7 X ) |

## Trigger input ( T -terminals)

A negative-going voltage step or trigger pulse is applied to the trigger inputs T of flip-flop A (terminal 20).
Each trigger pulse applied to this terminal switches the flip-flop, provided that the corresponding $\mathrm{G}^{-}$and EG inputs are left floating or min. $2 / 3 \mathrm{~V}_{\mathrm{p}}$ (gate open).

[^24]|  | Gate open |  | Gate closed |
| ---: | :--- | ---: | :--- |
|  | $=\min \cdot 2 / 3$ | $\mathrm{VP}_{\mathrm{P}}$ | $=\min .00 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{G}}$ | $=\max$. | $\mathrm{V}_{\mathrm{P}}$ | $=\max \cdot 0.3 \mathrm{~V}$ |

$-\mathrm{I}_{\mathrm{TD}}=\max .1 .1 \mathrm{~mA}=0 \mathrm{~mA}$
Required transient charge when $V_{T}$ changes from $2 / 3 V_{P}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-\mathrm{Q}_{\mathrm{TT}}=\max \cdot 3.4 \mathrm{nC}=0 \mathrm{nC}
$$

## Time data



Base input (W-terminals)
Capacitance (wiring plus output of
TG 13, TG 14 or TG 15)

Note - The output capacitance of the trigger
gates TG 13, TG 14 and TG 15 is max. 5 pF

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently)
Decade counter section
In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, including the numerical indicator tube driver ID 10 , the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the following table.

The loadability of the flip-flop outputs can be increased by connecting an external resistor in parallel with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and $V_{P}$. For each additional driven input, a parallel resistor of $51 \mathrm{k} \Omega \pm 5 \%$ is required. The total number of driven inputs is also specified in the following table.

[^25]| flip-flop |  | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal |  | $\overline{\mathrm{Q}}$ | Q | Q | Q | Q | Q | $\overline{\mathrm{Q}}$ | Q |
|  |  | 3a | 2 | 7 | 8 | 9 | 3 | 5 | 4 |
| max. number of 10 -series circuit blocks, that may be driven, provided each driven input represents a load: $-I_{D}=\max .1 .1 \mathrm{~mA}$ and $-\mathrm{Q}_{\mathrm{T}}=\max .3 .4 \mathrm{nC}$ | $\mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C}$ | 5 | 2 | 3 | 5 | 3 | 3 | 2 | 5 |
|  | $\mathrm{T}_{\mathrm{amb}}=\min ,-2{ }^{\circ} \mathrm{C}$ | 5 | 2 | 3 | 3 | 3 | 3 | 2 | 5 |
| max. number of driven 10 -series circuit blocks with external parallel collector resistor(s) | $\mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C}$ | 6 | 5 | 5 | 5 | 5 | 4 | 4 | 6 |
|  |  | 5 | 3 | 4 | 3 | 4 | 3 | 3 | 5 |

Wiring capacitance at each Q-output max. 175 pF
Output levels during counting


Fig. 3
The output levels at the Q-outputs of each flip-flop are shown in Fig. 3.
Note that when a Q-output is at "positive low" ("0") level the corresponding $\overline{\mathrm{Q}}$ output is at "positive high" ("1") level and vice versa.
After 10 negative-going pulses at the trigger input terminal 20 , the output $Q$ of flip-flop $D$ delivers the negative-going carry pulse for the next decade, while the decade counter has resumed its initial position, namely all Q -output terminals being at "positive low" level.
The relation between a digit number (output ID 10) and the corresponding state of each flip-flop is shown in the figure as well.

Numerical indicator tube driver section
The outputs $\mathrm{Q}_{0}$ (terminal 1la) up to and including $\mathrm{Q}_{9}$ (terminal 4a) of the ID 10 have to be connected to the pins $\mathrm{k}_{0}$ up to and including k 9 of the numerical indicator tube ZM1000, ZM1020 or ZM1080. The anode of these tubes has to be connected via a resistor $\left(\mathrm{R}_{\mathrm{a}}\right)$ to the high voltage power supply $\left(\mathrm{V}_{\mathrm{b}}\right)$.
The current available at these 10 numerical outputs of the ID 10 can cope with the required cathode current $\mathrm{I}_{\mathrm{k}}$ of the indicator tubes $\mathrm{ZM1000}$, ZM1020 and ZM1080, when the following conditions are observed:

- operating-temperature range
- power supply $\mathrm{V}_{\mathrm{b}}$ for ZM1000, ZM1020 and ZM1080
- anode series resistor $R_{a}$.

In the following graphs these data are specified.


Fig. 4


Fig. 5


Fig. 6
DECADE COUNTER DCA 10 B
CIRCUIT DATA


Fig. 7


Fig. 8. DCA 10B
Terminals (Fig.8)
Similar to DCA 10 A, with exception of terminals 4a, 5a, 6, 6a, 7a, 8a, 9a, 10, 10a, 11a, which are inoperative.

## INPUT REQUIREMENTS

Similar to DCA 10 A.
OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently) In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q -outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the table below.

| flip-flop | FF |  | $12-\mathrm{A}$ | FF |  | $12-\mathrm{B}$ | $\mathrm{FF} 12-\mathrm{C}$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FF |  | $12-\mathrm{D}$ |  |  |  |  |  |  |
| output terminal | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 3 a | 2 | 7 | 8 | 9 | 3 | 5 | 4 |
| available direct current: <br> $\mathrm{I}_{\mathrm{QD}}$ in mA | 7.1 | 6 | 7.1 | 6 | 7.1 | 6 | 6 | 7.1 |
| available transient charge <br> when $\mathrm{VQ}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{VP}$ <br> to 0.5 V in $1.5 \mu \mathrm{~s}: \mathrm{QQT}_{\mathrm{Q}}$ in nC | 25.8 | 22.4 | 25.8 | 22.4 | 25.8 | 22.4 | 25.8 | 25.8 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge $\mathrm{QQT}_{\mathrm{QT}}$ with 5 nC .
7249914,
BUFFER MEMORY AND NUMERICAL INDICATOR TUBE DRIVER DCA 10 C $\xrightarrow{\text { CIRCUIT DATA }}$


-
$\approx=1$
,



-

Terminals (Fig.10)
Similar to DCA 10 A.

## INPUT REQUIREMENTS

Similar to DCA 10 A , with the exception of the trigger input requirements due to the fact that in this version the trigger inputs of all the flip-flops have to be interconnected externally.
The input requirements for this common trigger line are:

$$
\begin{array}{ll}
\text { Required direct current } & \\
\text { when } \mathrm{V}_{\mathrm{T}}=\text { max. } 0.3 \mathrm{~V} & \text {-ITD }=\max .4 .4 \mathrm{~mA} \\
\text { Required transient charge } & \\
\text { when } \mathrm{V}_{\mathrm{T}} \text { changes from } 2 / 3 \mathrm{~V}_{\mathrm{P}} & \\
\text { to } 0.5 \mathrm{~V} \text { in } 1.5 \mu \mathrm{~s} & -\mathrm{Q}_{\mathrm{TT}}=\max .13 .6 \mathrm{nC}
\end{array}
$$

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently) Buffer memory section

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, including the numerical indicator driver ID 10 , the Qoutputs of each flip-flop in the buffer memory may furthermore be loaded as specified in the table below.
The loadability of the flip-flop outputs can be increased by putting an external resistor in parallel with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and $\mathrm{V}_{\mathrm{P}}$. For each additional driven input a parallel resistor of $51 \mathrm{k} \Omega \pm 5 \%$ is required. The total number of driven inputs is also specified in the table below.

| flip-flop |  | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal |  | $\overline{\mathrm{Q}}$ | Q | $\bar{Q}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  |  | 3 a | 2 | 7 | 8 | 9 | 3 | 5 | 4 |
| max. number of 10 -series circuit blocks, that may be driven provided each driven input represents a load of $-I_{D}=\max .1 .1 \mathrm{~mA}$ and $-Q_{T}=\max .3 .4 \mathrm{nC}$ | $\mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C}$ | 6 | 6 | 4 | 7 | 4 | 4 | 4 | 6 |
|  | $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ | 6 | 6 | 4 | 5 | 4 | 4 | 4 | 6 |
| max. number of driven 10 -series circuit blocks, with external parallel collector resistor(s) | $\mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C}$ | 7 | 7 | 6 | 7 | 6 | 6 | 6 | 7 |
|  |  | 6 | 6 | 5 | 5 | 5 | 5 | 5 | 6 |

Numerical indicator tube driver section
Similar to DCA 10 A.


Fig.10. DCA 10 C
BUFFER MEMORY DCA 10 D $\xrightarrow{\text { CIRCUIT DATA }}$



## Terminals (Fig.12)

Similar to DCA 10 A, with the exception of terminals 4a, 5a, 6, 6a, 7a, 8a, 9a, $10,10 \mathrm{a}$ and 11 a , which are inoperative.

## INPUT REQUIREMENTS

Similar to DCA 10 C .
OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently) In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q-outputs of each flip-flop in the buffer memory may furthermore be loaded as specified in the table below.

| flip-flop | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal | $\overline{\text { Q }}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 3a | 2 | 7 | 8 | 9 | 3 | 5 | 4 |
| available direct current: $\mathrm{I}_{\mathrm{QD}}$ in mA | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}: \mathrm{QQT}^{2} \mathrm{nC}$ | 27 | 27 | 27 | 27 | 27 | 27 | 27 | 27 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .


Fig.12. DCA 10 D
BINARY COUNTER DCA 10 E
CIRCUIT DATA


Fig. 13

Terminals (Fig.14)


Fig.14. DCA 10 E
Similar to DCA 10 B.

## INPUT REQUIREMENTS

Similar to DCA 10 A.

OUTPU': DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently) In excess of the internal load, represented by the circuit blocks on the printedwiring board, the Q-outputs of each flip-flop in the binary counter may furthermore be loaded as specified in the table below.

| flip-flop | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 3a | 2 | 7 | 8 | 9 | 3 | 5 | 4 |
| available direct current: $\mathrm{I}_{\mathrm{QD}}$ in mA | 7.1 | 6 | 7.1 | 6 | 7.1 | 6 | 7.1 | 7.1 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{VP}$ to 0.5 V in $1.5 \mu \mathrm{~s}: \mathrm{Q}_{\mathrm{QT}}$ in nC | 25.8 | 22.4 | 25.8 | 22.4 | 25.8 | 22.4 | 25.8 | 25.8 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .

## DUAL DECADE COUNTER AND

## NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



RZ 22603-9
This assembly consists of eight circuit blocks FF 12, with or without a circuit block ID 10, mounted on a printed-wiring board. It is available in two versions.

- 2.DCA 11 A , catalog number 272200902051.

This assembly contains eight flip-flops FF 12, intended to be used as a dual decade counter, operating in the $1-2-4-8$ code, each decade provided with a common reset line. It contains also two numerical indicator tube drivers ID 10 , providing the BCD - to decimal decoding - and driving circuits for the numerical indicator tube ZM 1000, ZM 1020 or ZM 1080 .
The circuit diagram and the required interconnections are shown in Figs. 1 and 2.

- 2. DCA 11 B, catalog number 272200902061.

This assembly is identical to the 2. DCA 11 A , but without the circuit blocks ID 10 mounted on the board. The lay-out of the printed-wiring board allows the mounting of the ID 10's separately (see Figs. 7 and 8).

The bare printed-wiring board (catalog number 4322026 38710), provided with plated-through holes and double-sided goldplated contacts, is made of glassepoxy material. Moreover the printed-wiring board is delivered with an extractor and a locking device.
With the mating connector (catalog number 242202052591 ), not supplied with the assembly, the printed-wiring board of standard dimensions ( 121.8 mm x $207.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis (catalog number 4322026 38240).
The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number 4322026 32150).

Counting rate
Ambient-temperature range

$$
\begin{array}{ll}
\text { operating } & -25 \text { to }+55{ }^{\circ} \mathrm{C} \\
& \text { below } 0^{\circ} \mathrm{C}: \text { derated output data } \\
\text { storage } & -55 \text { to }+75{ }^{\circ} \mathrm{C} \\
& \text { approx. } 500 \mathrm{~g}
\end{array}
$$

Weight
max. 30 kHz

The data specified below apply to the 2. DCA 11 A in particular.
For the sake of simplicity for the version 2 .DCA 11 B only data are specified separately, which differ from those of the 2. DCA 11 A .

DUAL DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER 2.DCA 11 A CIRCUIT DATA

For circuit diagram see next pages.

Fig.1a. 2.DCA 11 A

Fig.1b. 2.DCA 11 A

DUAL DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY


Terminals
$1=$ common reset input $S$ of decade counter $I$
$2=$ output Q of flip-flop A
3 = output Q of flip-flop C
4 = output Q of flip-flop D
5 = output $\bar{Q}$ of flip-flop $D$
$6=$ numerical output 7 of ID $10-\mathrm{I}$
7 = output $\bar{Q}$ of flip-flop B
8 = output Q of flip-flop B
9 = output $\bar{Q}$ of flip-flop $C$
$10=$ numerical output 3 of ID 10-I
11 = extension gate input EG of flip-flop A

12 = common reset input $S$ of decade II
13 = numerical output 0 of ID $10-\mathrm{II}$
14 = numerical output 1 of ID $10-\mathrm{II}$
$15=$ numerical output 2 of ID 10-II
$16=$ numerical output 5 of ID $10-\mathrm{II}$
17 = numerical output 4 of ID $10-\mathrm{II}$
18 = output $\overline{\mathrm{Q}}$ of flip-flop $\mathrm{D}^{\prime}$
19 = numerical output 8 of ID $10-\mathrm{II}$
$20=$ output Q of flip-flop $\mathrm{C}^{\prime}$
21 = common negative supply -12 V
$22=$ common positive supply +12 V
23 = common supply 0 V
$1 \mathrm{a}=$ trigger input T of flip-flop A
$2 \mathrm{a}=$ additional trigger input T of flip-flop A
$3 \mathrm{a}=$ output $\overline{\mathrm{Q}}$ of flip-flop A
$4 \mathrm{a}=$ numerical output 9 of ID 10-I
$5 \mathrm{a}=$ numerical output 8 of ID 10-I
$6 \mathrm{a}=$ numerical output 6 of ID 10-I
$7 \mathrm{a}=$ numerical output 4 of ID $10-\mathrm{I}$
$8 \mathrm{a}=$ numerical output 5 of ID 10-I
$9 \mathrm{a}=$ numerical output 2 of ID 10-I
$10 \mathrm{a}=$ numerical output 1 of ID 10-I
$11 \mathrm{a}=$ numerical output 0 of ID $10-\mathrm{I}$
12a = extension gate input EG of flip-flop A
$13 a=$ numerical output 3 of ID 10-II
$14 \mathrm{a}=$ output $\bar{Q}$ of flip-flop $C^{\prime}$
$15 \mathrm{a}=$ output Q of flip-flop $\mathrm{B}^{\prime}$
$16 \mathrm{a}=$ output $\overline{\mathrm{Q}}$ of flip-flop $\mathrm{B}^{\prime}$
$17 \mathrm{a}=$ numerical output 7 of ID 10-II
$18 \mathrm{a}=$ numerical output 6 of ID 10-II
$19 \mathrm{a}=$ output Q of flip-flop $\mathrm{D}^{\prime}$
$20 a=$ numerical output 9 of ID $10-\mathrm{II}$
$21 \mathrm{a}=$ output $\bar{Q}$ of flip-flop $A^{\prime}$
$22 a=$ output $Q$ of flip-flop $A^{\prime}$
$23 a=$ trigger input $T$ of flip-flop $A^{\prime}$

## Power supply

Terminal 21: $\mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=8 \mathrm{~mA}$

$$
\left.22: \mathrm{V}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5 \%, \quad \mathrm{I}_{\mathrm{P}}=60 \mathrm{~mA}\right\}
$$

23: $\mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common

The current values are nominal

INPUT REQUIREMENTS (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently)

## Set/reset input (S-terminals)

The flip-flops of the decades I and II are reset simultaneously at the terminals 1 and 12 respectively, when a "positive low" voltage (between 0 V and 0.3 V ) is applied to the corresponding S-terminal.

| Required direct current | $-\mathrm{I}_{\mathrm{SD}}=\min .7 .8 \mathrm{~mA}$ |
| :--- | :--- |
| Required transient charge <br> when $\mathrm{V}_{\mathrm{S}}$ changes from $2 / 3 \mathrm{VP}$ <br> to 0.5 V in $1.5 \mu \mathrm{~s}$ |  |

When the decade is not reset, the voltage $\mathrm{V}_{\mathrm{S}}$ must be kept between max. $\mathrm{V}_{\mathrm{P}}$ and min. 2/3 Vp.

Time data
$\left.\begin{array}{lllrl}\text { Pulse duration } & \mathrm{t}_{\mathrm{p}}=\min . & 8 & \mu \mathrm{~s} \\ \text { Recovery time } & \mathrm{t}_{\mathrm{rec}}=\min . & 15 & \mu \mathrm{~s}\end{array}\right\}$ See point $4^{*}$

Extension gate input (EG-termina1s)
A d.c. voltage level can be applied to the EG-terminals 12 a and 11 via diodes type OA 95. A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $2 / 3 \mathrm{~V}_{\mathrm{P}}$ and $\mathrm{V}_{\mathrm{P}}$ ) opens the gate,

> Gate open

Voltage

$$
\begin{array}{rlrl}
\mathrm{V}_{\mathrm{G}} & =\min . & 2 / 3 & \mathrm{~V}_{\mathrm{P}} \\
& =\max . & \mathrm{V}_{\mathrm{P}}
\end{array}
$$

Gate closed
Voltage

$$
\begin{array}{rlrl} 
& =\min . & 0 & \mathrm{~V} \\
\mathrm{~V}_{\mathrm{G}} & =\max . & 0.3 \mathrm{~V} \\
& =\max . \quad 1.1 \mathrm{~mA}
\end{array}
$$

Required direct current
Required transient charge when $\mathrm{V}_{\mathrm{G}}$ changes from $2 / 3 \mathrm{VP}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-\mathrm{Q}_{\mathrm{GT}}=\max \cdot 1.2 \mathrm{nC}
$$

## Time data

| Trigger gate setting time | $\mathrm{t}_{\mathrm{gs}}=\min$. | 29 | $\mu \mathrm{~s}$ | See point 6* |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Trigger gate inhibiting time | $\mathrm{t}_{\mathrm{gi}}$ | $=\min$. | 29 | $\mu \mathrm{~s}$ | See point 7* |

[^26]
## Trigger input ( T -terminals)

A negative-going voltage step or trigger pulse is applied to the interconnected trigger inputs $T$ of flip-flops $A$ and $A^{\prime}$ (terminals $23 a$ and la respectively).
Decade counter I can be provided with a second trigger input (terminal 2a). Two diodes BAY 38 have to be mounted on the printed-wiring board.
Each trigger pulse applied to the terminal T switches the decade counter, provided that the $G$-inputs (EG-inputs via diode) are left floating or at min. $2 / 3 \mathrm{~V}_{\mathrm{P}}$ (gate open).

$$
\begin{array}{llll} 
& \text { Gate open } & & \text { Gate closed } \\
& =\min \cdot 2 / 3 & \mathrm{~V}_{\mathrm{P}} & =\min .00 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{G}} & =\max . & \mathrm{VP} & =\max \cdot 0.3 \mathrm{~V}
\end{array}
$$

Required direct current when $V_{T}=\max .0 .3 \mathrm{~V}$

$$
-\mathrm{I}_{\mathrm{TD}}=\max \cdot 1.1 \mathrm{~mA}=0 \mathrm{~mA}
$$

Required transient charge when $\mathrm{V}_{\mathrm{T}}$ changes from $2 / 3 \mathrm{VP}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-\mathrm{QTT}_{\mathrm{TT}}=\max \cdot 3 \cdot 4 \mathrm{nC}=0 \mathrm{nC}
$$

Time data
$\begin{array}{llll}\text { Fall time } & \mathrm{t}_{\mathrm{f}} & =\max .1 .5 & \mu \mathrm{~s} \\ \text { Pulse duration } & \mathrm{t}_{\mathrm{p}} & =\min . & 2 \mu \mathrm{~s} \\ \text { Trigger gate setting time } & \mathrm{t}_{\mathrm{g}} & =\min . & 29\end{array} \quad \mu \mathrm{~s} . \quad$ See point 3*
OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently)
Decade counter section
In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, including the numerical indicator tube driver ID 10 , the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the following table.

The loadability of the flip-flop outputs can be increased by connecting an external resistor in parallel with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and $V_{P}$.
For each additional driven input, a parallel resistor of $51 \mathrm{k} \Omega \pm 5 \%$ is required. The total number of driven inputs is also specified in the following table.

Wiring capacitance at each Q -output
max. 175 pF

[^27]| flip-flop |  | FF 12-A(A') |  | FF 12-B( $\mathrm{B}^{\prime}$ ) |  | FF 12-C(C') |  | FF 12-D(D') |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal |  | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | Q | Q | Q | Q |
|  |  | $3 \mathrm{a}(21 \mathrm{a})$ | 2(22a) | 7(16a) | 8(15a) | 9(14a) | 3(20) | 5(18) | 4(19a) |
| max. number of $10-$ series circuit blocks, that may be | $\begin{aligned} & \mathrm{T} \mathrm{~T}_{\mathrm{amb}} \\ & =\mathrm{min} . \\ & 0^{\circ} \mathrm{C} \end{aligned}$ | 5 | 2 | 3 | 5 | 3 | 3 | 2 | 5 |
| each driven input represents a load of $\mathrm{I}_{\mathrm{D}}=\max .1 .1 \mathrm{~mA}$ and - QT $=\max .3 .4 \mathrm{nC}$ | $\begin{aligned} & \mathrm{T} \text { Tamb } \\ & =\mathrm{min} . \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | 5 | 2 | 3 | 3 | 3 | 3 | 2 | 5 |
| max. number of driven 10 -series circuit blocks, | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}} \\ & =\min . \\ & 0^{\circ} \mathrm{C} \end{aligned}$ | 6 | 5 | 5 | 5 | 5 | 4 | 4 | 6 |
| with external pa- <br> rallel collector <br> resistor(s) | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}} \\ & =\mathrm{min} . \\ & -25^{\circ} \mathrm{C} \end{aligned}$ | 5 | 3 | 4 | 3 | 4 | 3 | 3 | 5 |

## Output levels during counting

trigger pulses at terminal la (23a)

output $Q$ of $\mathrm{FF} 12-\mathrm{B}\left(\mathrm{B}^{\prime}\right)$
terminal 8(15a)
output $Q$ of $\operatorname{FF} 12-C\left(C^{\prime}\right)$
terminal 3(20)

output $Q$ of FF 12-D( $\left.D^{\prime}\right)$
terminal 4 ( $19 a$ a)

$\begin{array}{lllllllllllll}\text { digit number } & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 0\end{array}$

Fig. 3

The output levels at the Q -outputs of each flip-flop are shown in figure 3.
Note that, when a Q -output is at "positive low" ('0") level the corresponding $\overline{\mathrm{Q}}$ .output is at "positive high" ("l") level and vice versa.
After 10 negative-going pulses at the trigger input terminal la (23a) the output Q of flip-flop $D\left(D^{\prime}\right)$ delivers the negative-going carry pulse for the next decade, while the decade counter has resumed its initial position, namely all Q-output terminals being at "positive low" level.
The relation between a digit number (output ID 10) and the corresponding state of each flip-flop is shown in figure 3 as well.

## Numerical indicator tube driver section

The outputs $\mathrm{Q}_{0}$ (terminals 11a and 13) up to and including $\mathrm{Q}_{9}$ (terminals 4 a and 20a) of the ID 10-I and ID $10-$ II respectively have to be connected to the pins $\mathrm{k}_{0}$ up to and including $\mathrm{k}_{9}$ of the corresponding numerical indicator tube ZM 1000 , ZM 1020 or ZM 1080. The anode of these tubes has to be connected via a resistor $\left(\mathrm{R}_{\mathrm{a}}\right)$ to the high voltage power supply $\left(\mathrm{V}_{\mathrm{b}}\right)$.
The current available at these ten numerical outputs of the ID 10 can cope with the required cathode current $I_{k}$ of the indicator tubes ZM 1000, ZM 1020 and ZM 1080, when the following conditions are observed:

- operating-temperature range
- power supply $\mathrm{V}_{\mathrm{b}}$ for ZM 1000, ZM 1020 and ZM 1080
- anode series resistor $R_{a}$.

In the following graphs these data are specified.


Fig. 4

DUAL DECADE COUNTER AND
NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY


Fig. 5


Wiring capacitance at each Q-output of the ID $10 \max .500 \mathrm{pF}$

DUAL DECADE COUNTER 2.DCA 11 B
CIRCUIT DATA
For circuit diagram see next pages.

Fig.7a. 2.DCA 11 B

Fig.7b. 2.DCA 11 B

## Terminals (Fig.8)

Similar to 2. DCA 11 A , with the exception of terminals $4 a, 5 a, 6,6 a, 7 a, 8 a$, $9 \mathrm{a}, 10,10 \mathrm{a}, 11 \mathrm{a}, 13,13 \mathrm{a}, 14,15,16,17,17 \mathrm{a}, 18 \mathrm{a}, 19$ and 20a, which are inoperative.

## INPUT REQUIREMENTS

Similar to 2.DCA 11 A .
OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently)
In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q -outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the table below.

| flip-flop | FF $12-\mathrm{A}\left(\mathrm{A}^{\prime}\right)$ |  | FF 12-B (B') |  | FF $12-\mathrm{C}\left(\mathrm{C}^{\prime}\right)$ |  | FF 12-D (D') |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
| output terminal | 3a(21a) | 2(22a) | 7(16a) | 8(15a) | 9(14a) | 3(20) | 5(18) | 4(19a) |
| available direct current: $\min . \mathrm{I}_{\mathrm{QD}}$ in mA | 7.1 | 6 | 7.1 | 6 | 7.1 | 6 | 6 | 7.1 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ : min. $\mathrm{QQT}_{\mathrm{QT}}$ in nC | 25.8 | 22.4 | 25.8 | 22.4 | 25.8 | 22.4 | 25.8 | 25.8 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .


Fig.8. 2.DCA 11 B

## DUAL DECADE COUNTER ASSEMBLY



RZ 22603-10
This assembly consists of eight circuit blocks FF 12 mounted on a printedwiring board. It is available in three versions.

- 2. DCA 12 A, catalog number 272200902071

This assembly contains eight flip-flops FF 12, intended to be used as a dual decade counter, operating in the 1-2-4-8 code.
The circuit diagram and the required interconnections made on the printedwiring board are shown in Figs. 1 and 2.

- 2. DCA 12 B, catalog number 272200902081.

This assembly contains four flip-flops FF12, intended for use as a decade counter operating in the $1-2-4-8$ code, and four flip-flops FF 12 intended for use as a buffer memory.
The circuit diagram and the required interconnections made on the printedwiring board are shown in Figs. 4 and 5.


#### Abstract

The contents of the decade counter can be stored in the buffer memory by means of one trigger pulse on the common trigger line of the buffer memory section (terminal 4). When the contents of the buffer memory has to be numerically indicated the numerical indicator tube driver ID 10 for ZM 1000, ZM 1020 and ZM 1080 can be connected directly to the Q -output terminals of the four flip-flops forming the buffer memory.


-2. DCA 12 C, catalog number 272200902091.
This assembly contains two chains of four flip-flops FF 12, intended to be used either as binary counters, scalers of 16 or as a binary scaler of 256 , the latter when both chains are put in series. The circuit diagram and the required interconnections made on the printed-wiring board are shown in Figs. 6 and 7. To obtain a scaler of maximum 256 the required interconnection between terminal 9a and 19 has to be made externally.
For reset purposes of all eight flip-flops, terminals 3 and 20 have to be interconnected externally.

All these versions are provided with the capacitors $C_{1}$ and $C_{2}$, which filter the supply voltages from noise. These capacitors are mounted on the printed-wiring board.

The bare printed-wiring board (catalog number 4322026 38720), provided with plated-through holes and double-sided gold plated contacts, is made of glassepoxy material. Moreover the printed-wiring board is delivered with an extractor and a locking device.
With the mating connector (catalog number 242202052591 ), not supplied with the assembly, the printed-wiring board of standard dimensions ( $121.8 \mathrm{~mm} \times 207.0$ $\mathrm{mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis (catalog number 4322026 38240).

The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number 4322026 32150).

| Counting rate | max. 30 kHz |
| :--- | :--- |
| Ambient-temperature range |  |
| operating | -25 to $+55{ }^{\circ} \mathrm{C}$ |
| storage | below $0{ }^{\circ} \mathrm{C}$ : derated output data |
| Weight | -55 to $+75^{\circ} \mathrm{C}$ |
| approx. 450 g |  |

The data specified below apply to the 2.DCA 12 A in particular.
For the sake of simplicity for the versions 2.DCA 12 B and 2.DCA 12 Conly data are specified separately, which differ from those of the 2. DCA 12 A .

DUAL DECADE COUNTER 2.DCA 12 A
CIRCUIT DATA
For circuit diagram see next pages.



$\stackrel{k}{\square}-$
Fig.2. 2. DCA 12 A
Terminals
$1=$ not connected
$2=$ set input S of flip-flop $\mathrm{A}^{\prime}$
3 = common reset input $S$ of decade II
4 = trigger input $T$ of decade II or buffer memory
5 = output $\bar{Q}$ of flip-flop $A^{\prime}$
$6=$ output Q of flip-flop A'
7 = base input $W$ of flip-flop $A^{\prime}$
8 = extension trigger input ET of flip-flop A'
$9=$ output $Q$ of flip-flop $C^{\prime}$
$10=$ output $\overline{\mathrm{Q}}$ of flip-flop $\mathrm{C}^{\prime}$

11 = extension gate input EG of flip-flop A'
12 = output $\bar{Q}$ of flip-flop D
13 = extension gate input EG of flip-flop A
14 = output Q of flip-flop C
15 = extension trigger input ET of flip-flop A
16 = base input W of flip-flop A
17 = output Q of flip-flop B
18 = output Q of flip-flop A
19 = trigger input T of decade counter I
20 = common reset input $S$ of decade counter I
21 = common negative supply -12 V
22 = common positive supply +12 V
23 = common supply 0 V
$1 \mathrm{a}=$ set input S of flip-flop $\mathrm{D}^{\prime}$
$2 \mathrm{a}=$ set input S of flip-flop $\mathrm{C}^{\prime}$
$3 a=$ set input $S$ of flip-flop $B^{\prime}$
$4 a=$ output $Q$ of flip-flop $B^{\prime}$
$5 \mathrm{a}=$ output $\overline{\mathrm{Q}}$ of flip-flop $\mathrm{B}^{\prime}$
$6 \mathrm{a}=$ not connected
$7 \mathrm{a}=$ base input W of flip-flop $\mathrm{A}^{\prime}$
$8 \mathrm{a}=$ extension trigger input ET of flip-flop $\mathrm{A}^{\prime}$
$9 \mathrm{a}=$ output Q of flip-flop $\mathrm{D}^{\prime}$
$10 \mathrm{a}=$ output $\overline{\mathrm{Q}}$ of flip-flop $\mathrm{D}^{\prime}$
11a = extension gate input EG of flip-flop $A^{\prime}$
$12 \mathrm{a}=$ output Q of flip-flop D
$13 \mathrm{a}=$ extension gate input EG of flip-flop A
$14 \mathrm{a}=$ output $\overline{\mathrm{Q}}$ of flip-flop C
$15 \mathrm{a}=$ extension trigger input ET of flip-flop A
$16 \mathrm{a}=$ base input W of flip-flop A
$17 \mathrm{a}=$ output $\overline{\mathrm{Q}}$ of flip-flop B
$18 \mathrm{a}=$ output $\overline{\mathrm{Q}}$ of flip-flop A
$19 a=$ not connected
$20 a=$ set input $S$ of flip-flop $A$
21a = set input $S$ of flip-flop B
$22 \mathrm{a}=$ set input S of flip-flop C
$23 a=$ set input $S$ of flip-flop $D$

## Power supply

Terminal 21: $\mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V}+5 \%,-\mathrm{I}_{\mathrm{N}}=8.5 \mathrm{~mA}$ 22: $\left.\mathrm{VP}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5 \%, \quad \mathrm{IP}=60 \mathrm{~mA}\right\}$ $23: \mathrm{VE}_{\mathrm{E}}=0 \mathrm{~V}$ common

The current values are nominal

INPUT REQUIREMENTS (at $\mathrm{V}_{\mathrm{p}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently)

Set/reset inputs (S-terminals)
For reset- or preset purposes a "positive low" voltage $V_{S}$ is required between 0 V and 0.3 V , otherwise this voltage must be kept between $\mathrm{V}_{\mathrm{P}}$ and $2 / 3 \mathrm{~V}$.

Common reset (terminals 3 and 20)
With one pulse at terminals 3 or 20 all flip-flops in the decade will be reset simultaneously.

Required direct current $\quad{ }^{-I_{S D}}=\min .7 .8 \mathrm{~mA}$
Required transient charge
when $V_{S}$ changes from $2 / 3 V_{P}$
to 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{Q}_{\mathrm{ST}}=\min .11 .2 \mathrm{nC}$
Time data
Pulse duration $\left.\quad \mathrm{t}_{\mathrm{p}}=\min .8 \quad \mu \mathrm{~s}.\right\}$ See point $4^{*}$
Recovery time $\quad \mathrm{t}_{\mathrm{rec}}=\min .15 \quad \mu \mathrm{~s}$
Time delay between S- $\quad \mathrm{t}_{\mathrm{st}}=\min .15 \quad \mu_{\mathrm{S}} \quad$ See point 5*
and T-signal and T-signal

Individual flip-flop preset (terminals 2, 3a, 2a, 1a and 20a, 21a, 22a, 23a)
For this purpose one S -input of each flip-flop in the decade has been brought out.
Required direct current $\quad-^{-} \mathrm{I}_{\mathrm{SD}}=\max .1 .95 \mathrm{~mA}$
Required transient charge
when $V_{S}$ changes from $2 / 3 V_{p}$
to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-\mathrm{Q}_{\mathrm{ST}}=\max \cdot 2.8 \mathrm{nC}
$$

## Extension gate input (EG-terminals)

A d.c. voltage level can be applied to the EG-terminals $13 a$ and 13 of flip-flop FF 12-A and 11 and 11a of flip-flop EF 12-A', via a diode type OA 95.
A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $2 / 3 V_{P}$ and $V_{P}$ ) opens the gate.

Gate open
Voltage

$$
\begin{array}{rll}
\mathrm{V}_{\mathrm{G}} & =\min . & 2 / 3 \\
=\max . & & \mathrm{V}_{\mathrm{P}} \\
\mathrm{~V}_{\mathrm{P}}
\end{array}
$$

[^28]
## Gate closed

Voltage
Required direct cursent
Required transient charge when
$\mathrm{V}_{\mathrm{G}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{p}}$ to
0.5 V in $1.5 \mu \mathrm{~s}$

Time data
Trigger gate setting time
Trigger gate inhibiting time
$\mathrm{V}_{\mathrm{G}}=\begin{array}{lrr}\min . & 0 & \mathrm{~V} \\ \max .0 .3 & \mathrm{~V}\end{array}$
$-\mathrm{I}_{\mathrm{GD}}=\max .1 .1 \mathrm{~mA}$
$-\mathrm{QGT}_{\mathrm{G}}=\max .1 .2 \mathrm{nC}$
$\operatorname{tgs}=\min .29 \mu \mathrm{~s} . \quad$ See point $6^{*}$
$\mathrm{t}_{\mathrm{gi}}=\min .29 \mu \mathrm{~s} . \quad$ See point $7^{*}$

## Trigger input (T-terminals 19 and 4)

A negative-going voltage step or trigger pulse is applied to the interconnected trigger inputs T of flip-flops A and $\mathrm{A}^{\prime}$ (terminals 19 and 4 respectively).
Each trigger pulse applied to the terminals T switches the decade counters, provided that the G-inputs (EG-inputs via diode) are left floating or at min. 2/3 VP (gate open).

Required direct current
when $\mathrm{V}_{\mathrm{T}}=\max \cdot 0.3 \mathrm{~V} \quad-\mathrm{I}_{\mathrm{TD}}=\max .1 .1 \mathrm{~mA}$
Required transient charge
when $\mathrm{V}_{\mathrm{T}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{p}}$
to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-\mathrm{Q}_{\mathrm{TT}}=\max \cdot 3 \cdot 4 \mathrm{nC}
$$

Time data
$\left.\begin{array}{llll}\text { Fall time } & \mathrm{t}_{\mathrm{f}} & =\max .1 .5 & \mu \mathrm{~s} \\ \text { Pulse duration } & \mathrm{t}_{\mathrm{p}} & =\min .2 & \mu \mathrm{~s} \\ \text { Trigger gate setting time } & \mathrm{t}_{\mathrm{gs}} & =\min .29 & \mu \mathrm{~s}\end{array}\right\}$ See point $3^{*}$

Base inputs (W-terminals)
Capacitance (wiring plus output of TG 13, TG 14 or TG 15) max. 95 pF

## Note

The output capacitance of the trigger gates TG 13, TG 14 and TG 15 is max. 5 pF .

[^29]OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently) In excess of the internal load, represented by the circuit blocks on the printedwiring board, the Q-outputs of each flip-flop in the decade counters may furthermore be loaded as specified in the table below.

| flip-flop | FF 12-A (A') |  | FF 12-B (B') |  | FF 12-C (C') |  | FF 12-D ( ${ }^{\prime}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Q | Q | $\overline{\mathrm{Q}}$ | Q | Q | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 18a (5) | 18 (6) | 17a (5a) | 17 (4a) | 14a (10) | 14 (9) | 12 (10a) | 12a (9a) |
| available direct <br> current: min. $\mathrm{I}_{\mathrm{QD}}$ in mA | 7.1 | 6 | 7.1 | 6 | 7.1 | 6 | 6 | 7.1 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ : min. $\mathrm{QQT}_{\mathrm{Q}}$ in nC | 25.8 | 22.4 | 25.8 | 22.4 | 25.8 | 22.4 | 25.8 | 25.8 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .

Wiring capacitance at each Q-output max. 175 pF
Output levels during counting
trigger pulses at terminal $19(4)$

output Q of FF 12- $\mathrm{A}\left(\mathrm{A}^{\prime}\right)$
terminal $18(6)$

output $Q$ of FF 12-C( $\left.C^{\prime}\right)$
terminal 14 (9)

$\begin{array}{lllllllllllll}\text { digit number } & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 0\end{array}$
Fig. 3

## DECADE COUNTER AND BUFFER MEMORY 2,DCA 12B

For circuit diagram see next page


Fig.5. 2.DCA 12 B
INPUT REQUIREMENTS (at $\mathrm{VP}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently)
Set/reset input (S-terminals)
Common reset decade counter (terminal 20)
With one pulse at terminal 20 all flip-flops in the decade will be reset simultaneously. For further data, see 2. DCA 12 A .
Common reset buffer memory (terminal 3)
With one pulse at terminal 3 all flip-flops in the buffer memory will be reset simultaneously.
Pulse duration

$$
\mathrm{t}_{\mathrm{p}}=\min .2 \mu \mathrm{~s}
$$

For further set/reset data, see 2.DCA 12 A .



Trigger input (T-terminals 19 and 4)
Trigger input decade counter (terminal 19)
A negative-going voltage step or trigger pulse is applied to the interconnected trigger inputs T of flip-flop A (terminal 19).
Each trigger pulse applied to the terminal T of flip-flop A switches the decade counter, provided that the G-inputs (EG-inputs via diode) are left floating or at minimum $2 / 3 V_{P}$ (gate open).
For further trigger data, see 2.DCA 12 A .

## Trigger input buffer memory (terminal 4)

With one trigger pulse applied to the interconnected terminals $T$ of the buffer memory (terminal 4) the contents of the decade counter is shifted into the buffer memory.

Required direct current when $\mathrm{V}_{\mathrm{T}}=\max .0 .3 \mathrm{~V}$
Required transient charge when $\mathrm{V}_{\mathrm{T}}$ changes from
$2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$
$-\mathrm{Q}_{\mathrm{TT}}=\max .13 .6 \mathrm{nC}$
Time data
$\left.\begin{array}{lllll}\text { Fall time } & \mathrm{t}_{\mathrm{f}} & =\max . & 1.5 & \mu \mathrm{~s} \\ \text { Pulse duration } & \mathrm{t}_{\mathrm{p}} & =\min . & 2 & \mu \mathrm{~s} \\ \text { Trigger gate setting time } & \mathrm{t}_{\mathrm{gs}} & =\min . & 29 & \mu \mathrm{~S}\end{array}\right\}$

See point $3^{*}$

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently) In excess of the internal load, represented by the circuit blocks on the printedwiring board, the Q-outputs of each flip-flop in the decade counter and in the buffer memory may furthermore be loaded as specified in the tables below.
Decade counter section

| flip-flop | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal | $\overline{\mathrm{Q}}$ | Q | Q | Q | $\overline{\text { Q }}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 18a | 18 | 17a | 17 | 14a | 14 | 12 | 12a |
| available direct current: $\min . \mathrm{I}_{\mathrm{QD}}$ in mA | 6 | 4.9 | 6 | 4.9 | 6 | 4.9 | 4.9 | 6 |
| available transient charge <br> when $V_{Q}$ changes from $2 / 3 V_{P}$ <br> to 0.5 V in $1.5 \mu \mathrm{~s}$ : <br> $\min . \mathrm{QQT}_{\mathrm{Q}}$ in nC | 24.6 | 21.2 | 24.6 | 21.2 | 24.6 | 21.2 | 24.6 | 24.6 |

[^30]
## Buffer memory section

| flip-flop | FF 12-A' |  | FF 12-B' |  | FF 12-C' |  | FF 12-D' |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 5 | 6 | 5a | 4 a | 10 | 9 | 10a | 9a |
| available direct current: $\min . \mathrm{I}_{\mathrm{QD}}$ in mA | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}: \min . \mathrm{Q}_{\mathrm{QT}}$ in nC | 27 | 27 | 27 | 27 | 27 | 27 | 27 | 27 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .

Buffer memory loaded with the numerical indicator tube driver ID 10
When the buffer memory is loaded with the circuit block ID 10 , the available output data of each flip-flop is specified separately in the table below.
The loadability of the flip-flop outputs can be increased by connecting an external resistor in parallel with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and $\mathrm{V}_{\mathrm{P}}$. For each additional driven input, a parallel resistor of $51 \mathrm{k} \Omega \pm 5 \%$ is required. The total number of driven inputs is also specified in the table below.

| flip-flop |  | FF 12-A' |  | FF 12-B' |  | FF 12-C' |  | FF 12-D' |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal |  | $\overline{\mathrm{Q}}$ | Q | Q | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  |  | 5 | 6 | 5a | 4 a | 10 | 9 | 10a | 9a |
| max. number of $10-$ series circuit blocks, that may be driven, provided each driven input represents a load of $-I_{D}=\max .1 .1 \mathrm{~mA}$ and $-Q_{T}=\max .3 .4 \mathrm{nC}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}= \\ & \min .0^{\circ} \mathrm{C} \end{aligned}$ | 6 | 6 | 4 | 6 | 4 | 4 | 4 | 6 |
|  | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}= \\ & \min .-25^{\circ} \mathrm{C} \end{aligned}$ | 6 | 6 | 4 | 5 | 4 | 4 | 4 | 6 |
| max. number of driven 10 -series circuit blocks, with external parallel collector resistor (s) | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}= \\ & \min .0^{\circ} \mathrm{C} \end{aligned}$ | 7 | 7 | 6 | 6 | 6 | 6 | 6 | 7 |
|  | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}= \\ & \mathrm{min} .-25^{\circ} \mathrm{C} \end{aligned}$ | 6 | 6 | 5 | 5 | 5 | 5 | 5 | 6 |

BINARY COUNTER 2.DCA 12 C CIRCUIT DATA



Fig.7. 2. DCA 12C

## INPUT REQUREMENTS

Similar to 2.DCA 12 A, with the exception of:
Common reset (terminals 3 and/or 20)
Pulse duration $\quad t_{p}=\min .2 \mu s$ per flip-flop
OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently)
In excess of the internal load, represented by the circuit blocks on the printedwiring board, the Q-outputs of each flip-flop in the binary counter (scaler of 16) may furthermore be loaded as specified in the table below.

| flip-flop | FF 12-A.(A') |  | FF 12-B (B') |  | FF 12-C (C') |  | FF 12-D ( $\mathrm{D}^{\prime}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Q | - Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
| output terminal | 18a (5) | 18 (6) | 17a (5a) | 17 (4a) | 14a (10) | 14 (9) | 12 (10a) | 12a (9a) |
| available direct current: min. $I_{Q D}$ in mA | 7.1 | 6 | 7.1 | 6 | 7.1 | 6 | 7.1 | 7.1 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}:$ min. $\mathrm{QQT}_{\mathrm{QT}}$ in nC | 25.8 | 22.4 | 25.8 | 22.4 | 25.8 | 22.4 | 25.8 | 25.8 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25{ }^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to bereduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .

When the flip-flops are connected to form a binary counter, scaler of 256 , the available $\mathrm{I}_{\mathrm{QD}}$ and $\mathrm{QQT}^{2}$ of output Q of FF 12-D ( $\mathrm{D}^{\prime}$ ) have to be decreased till 6 mA and 22.4 nC respectively.

# REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY 



RZ 22603-13

The assembly consists of four circuit blocks FF 12, two circuit blocks 4.TG 15, a circuit block 2. GI 10 and a circuit block ID 10, mounted on a printed-wiring board.
Versions without the 2.GI 10 and/or the ID 10 are also available.

- BCA 10 A, catalog number 272200902101.

This assembly contains four flip-flops FF 12, two quadruple trigger gates 4.TG 15 and a dual positive gate inverter amplifier 2. GI 10, interconnected as a reversible decade counter, operating in the 1-2-4-8 code for both forward and reverse counting. It contains also the numerical indicator tube driver ID 10 providing the BCD - to decimal decoding - and driving circuits for the numerical indicator tube ZM1000, ZM1020 or ZM1080. One half of the 2.GI 10 is inoperative in the BCA 10 A and can therefore be used for other purposes in the logic.
The required interconnections are shown in Figs. 1 and 2.

- BCA 10 B, catalog number 272200902111.

This assembly is identical to the BCA 10 A but without the circuit block ID 10 mounted on the board. The lay-out of the printed-wiring board allows the mounting of the ID 10 separately (see Figs. 7 and 8).

- BCA 10 C, catalog number 272200902121

This assembly is identical to the BCA 10 A but here reverse counting is performed in the 1-2-4-2 (jump at 8) code. Therefore the circuit block 2. GI 10 is not mounted.
The required interconnections are shown in Figs. 9 and 10.

- BCA 10 D, catalog number 272200902131.

This assembly is identical to the BCA 10 C but without the circuit block ID 10 mounted on the board. The lay-out of the printed-wiring board allows the mounting of the ID 10 separately (see Figs. 11 and 12).

In all versions the counting direction is determined by the voltage levels applied to terminals 18 and 19 .
For forward counting holds:

- the positive level has to be applied to terminal 19,
- the " 0 " level has to be applied to terminal 18,
- the trigger pulse has to be applied to terminal 13 .

For reverse counting holds:

- the positive level has to be applied to terminal 18,
- the " 0 " level has to be applied to terminal 19 ,
- the trigger pulse has to be applied to terminal 2 a .

When two of these assemblies are operating in series the following interconnections have to be made.

For forward counting: terminal 5 a of the first decade has to be connected to terminal 13 of the second decade.
For reverse counting: terminal $6 a$ of the first decade has to be connected to terminal 2 a of the second decade.

The bare printed-wiring board (catalog number 4322026 38730), provided with plated-through holes and double-sided goldplated contacts, is made of glassepoxy material. Moreover the printed-wiring board is delivered with an extractor and a locking device.
With the mating connector (catalog number 242202052591 ), not supplied with the assembly, the printed-wiring board of standard dimensions ( 121.8 mmx $207.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis (catalog number 4322026 38240).

The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number 4322026 32150).

Counting rate
Ambient-temperature range
operating
storage

Weight
max. 30 kHz

The data specified below apply to the BCA 10 A in particular.
For the sake of simplicity for the other versions only data are specified separately, which differ from those of the BCA 10 A .

REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER BCA 10 A

## CIRCUIT DATA



Fig. 1


REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY


Fig.2. BCA 10 A

## Terminals

$1=$ not connected
2 = set input S of flip-flop $A$
3 = output $\bar{Q}$ of flip-flop $A$
$4=$ numerical output 9 of ID 10
5 = numercial output 8 of ID 10
$6=$ numercial output 6 of ID 10
7 = numerical output 4 of ID 10
$8=$ numerical output 5 of ID 10
$9=$ numerical output 2 of ID 10
$10=$ numerical output 1 of ID 10

```
11 = numerical output 0 of ID 10
12 = extension trigger input ET of flip-flop A
13 = trigger input forward counting
14 = extension gate input EG of flip-flop A
15 = extension gate input EG of trigger gate 4.TG 15-I
16 = extension gate input EG of trigger gate 4.TG 15-I
17 = output Q of GI 10
18 = condition input for counting direction
19 = condition input for counting direction
20 = extension gate input EG of GI 10
21 = common negative supply -12 V
22 = common positive supply +12 V
23 = common supply 0 V
```

    \(1 \mathrm{a}=\) set input S of flip-flop A
    \(2 \mathrm{a}=\) trigger input reverse counting
    \(3 \mathrm{a}=\) output Q of flip-flop A
    \(4 a=\) output \(Q\) of flip-flop C
    \(5 a=\) output \(Q\) of flip-flop \(D\)
    \(6 \mathrm{a}=\) output \(\overline{\mathrm{Q}}\) of flip-flop D
    \(7 \mathrm{a}=\) numerical output 7 of ID 10
    \(8 \mathrm{a}=\) output \(\overline{\mathrm{Q}}\) of flip-flop B
    \(9 a=\) output \(Q\) of flip-flop B
    10a = output \(\bar{Q}\) of flip-flop \(C\)
    \(11 \mathrm{a}=\) numerical output 3 of ID 10
    \(12 \mathrm{a}=\) extension trigger input ET of flip-flop A
    \(13 a=\) set input S of flip-flop B
    \(14 a=\) set input S of flip-flop B
    \(15 \mathrm{a}=\) extension gate input EG of flip-flop A
    \(16 \mathrm{a}=\) gate input G of GI 10
    \(17 \mathrm{a}=\) not connected
    \(18 \mathrm{a}=\) not connected
    \(19 \mathrm{a}=\) not connected
    \(20 a=\) set input \(S\) of flip-flop \(D\)
    \(21 a=\) set input \(S\) of flip-flop \(D\)
    \(22 a=\) set input \(S\) of flip-flop C
    \(23 a=\) set input \(S\) of flip-flop \(C\)
    
## Power supply

Terminal $21: \mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5, \%,-\mathrm{I}_{\mathrm{N}}=6.5 \mathrm{~mA}$, The current values
$\left.22: \mathrm{V}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5^{\prime} \%, \mathrm{I}_{\mathrm{P}}=36 \mathrm{~mA}\right\}$ are nominal
$23: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common

INPUT REQUIREMENTS (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently)

Set/reset input (S-terminals)
Each S-input of the four flip-flops is brought out separately. A "positive low" voltage (between 0 V and 0.3 V ) drives the corresponding transistor into the non-conducting state.

Transistor conducting
Voltage

$$
\begin{array}{rlrl} 
& =\min . & 2 / 3 & \mathrm{~V}_{\mathrm{P}} \\
\mathrm{~V}_{\mathrm{S}} & =\max . & \mathrm{V}_{\mathrm{P}}
\end{array}
$$

Transistor non-conducting
Voltage
$\begin{array}{rlr} & =\min . & 0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}} & =\max . & 0.3 \mathrm{~V}\end{array}$
Required direct current $\quad-\mathrm{I}$ SD $=\max .1 .95 \mathrm{~mA}$
Required transient charge
when $\mathrm{V}_{\mathrm{S}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$
to 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{QST}_{\mathrm{ST}}=\max .2 .8 \mathrm{nC}$
When the four flip-flops are reset simultaneously
Required direct current $\quad-\mathrm{I}_{\mathrm{SD}}=\min .7 .8 \mathrm{~mA}$
Required transient charge
when $V_{S}$ changes from $2 / 3 V_{P}$
to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-\mathrm{Q}_{\mathrm{ST}}=\max \cdot 11.2 \mathrm{nC}
$$

Time data
Pulse duration
Recovery time

Time delay between Sand T-signal
$\mathrm{t}_{\mathrm{st}}=\min . \quad 15 \mu \mathrm{~s}$ Seie point $5{ }^{*}$
Condition inputs for controlling counting direction (terminals 18 and 19)
For forward counting the "positive high" level is applied to terminal 19 and the "positive low" level to terminal 18.
For reverse counting the "positive low" level is applied to terminal 19 and the "positive high" level to terminal 18 .
When both terminals 18 and 19 carry the "positive low" level, the unit is blocked for both directions of counting.

[^31]"Positive high" level
Voltage
\[

$$
\begin{aligned}
&=\min .2 / 3 \mathrm{~V}_{\mathrm{P}} \\
& \mathrm{~V}_{\mathrm{C}}=\max . \\
& \mathrm{V}_{\mathrm{P}}
\end{aligned}
$$
\]

"Positive low" level
Voltage
$\mathrm{V}_{\mathrm{C}}=\min . \quad 0 \mathrm{~V}$
$V_{C}=\max .0 .3 \mathrm{~V}$
Total required direct current $\quad-\mathrm{I}_{\mathrm{CD}}=\max .4 .4 \mathrm{~mA}$
Total required transient charge when $V_{C}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s} \quad$-QCT $=\max .4 .8 \mathrm{nC}$

## Trigger input (terminals 13 and 2a)

For forward counting the trigger pulse has to be applied to terminal 13 . For reverse counting the trigger pulse has to be applied to terminal 2 a .

|  | $\underline{\mathrm{V}_{C}}$ "positive high" $\underline{V}^{\text {l }}$ | $\mathrm{V}_{\mathrm{C}}$ "positive low" |
| :---: | :---: | :---: |
| Required direct current when $\mathrm{V}_{\mathrm{T}}=\max .0 .3 \mathrm{~V}$ | $-\mathrm{I}_{\mathrm{TD}}=\max .1 .1 \mathrm{~mA}$ | $=0 \mathrm{~mA}$ |
| Required transient charge when $\mathrm{V}_{\mathrm{T}}$ changes from $2 / 3 \mathrm{VP}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ | $-\mathrm{Q}_{\mathrm{TT}}=\max .3 .4 \mathrm{nC}$ | $=0 \mathrm{nC}$ |
| Input $n$ ele ${ }^{\text {l }}$ | $\mathrm{V}_{\mathrm{n}}=\max .1 .2 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ |  |
| Time data |  |  |
| Fall time | $\mathrm{t}_{\mathrm{f}}=\max .1 .5 \mu \mathrm{~s}$ |  |
| Pulse duration | $\mathrm{t}_{\mathrm{p}}=\min . \quad 2 \mu \mathrm{~s}$ | See point 3 * |
| Trigger gate setting time | $\mathrm{t}_{\mathrm{gs}}=\min .29 \mu \mathrm{~s}$ |  |

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently) Decade counter section

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board including the numerical indicator tube driver ID 10 , the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the following table.

[^32]REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

The loadability of the flip-flops FF 12-A, FF 12-C and FF 12-D can be increased by connecting an external resistor of $51 \mathrm{k} \Omega \pm 5 \%$ in parallel with the built-in collector resistor of the corresponding output, as specified in the table below. This resistor has to be connected between the output terminal and Vp.

| flip-flop |  | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal |  | $\overline{\text { Q }}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  |  | 3 | 3a | 8a | 9a | 10a | 4a | 6a | 5a |
| max. number of 10 -series circuit blocks, that may be driven, provided each driven input represents a load of $-I_{D}=\max .1 .1 \mathrm{~mA}$ and $-Q_{T}=\max .3 .4 \mathrm{nC}$ | $\mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C}$ | 1 | 1 | 2 | 3 | 2 | 1 | 2 | 4 |
|  | $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ | 1 | 1 | 1 | 2 | 1 | 1 | 1 | 4 |
| max. number of driven 10 -series circuit blocks with external parallel collector resistor(s) | $\mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C}$ | 3 | 3 | 2 | 3 | 2 | 3 | 2 | 5 |
|  | $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ | 2 | 2 | 1 | 2 | 1 | 2 | 1 | 4 |

Wiring capacitance at each Q -output
$\max .150 \mathrm{pF}$
frigger pulses
at terminal 13
output Q of FF 12-D
(terminal 5a)
output $\bar{Q}$ of FF 12-A
(terminal 3)

output $\bar{Q}$ of FF 12-B
(terminal 8a)
output $\bar{Q}$ of FF $12-C$ (terminal 10a)
output $\bar{Q}_{\text {of }}$ FF12-D
(terminal 6a)
trigger pulses at terminal 2 a 7Z49976

Output levels during counting
The output levels at the Q - and $\overline{\mathrm{Q}}$-outputs of each flip-flop are shown in Fig. 3. Note that when a Q-output is at "positive low" level the corresponding $\overline{\mathrm{Q}}$-output is at "positive high" level and vice versa.
After 10 negative-going pulses at the trigger input terminal 13 for forward counting, the output Q of flip-flop D delivers the negative going carry pulse for the next decade, whilst the decade counter has resumed its initial position, namely all Q-output terminals being at "positive low" ("0") level.
When in this state of the counter a trigger pulse is applied to the trigger input terminal 2 a , the output $\overline{\mathrm{Q}}$ of flip-flop D delivers the negative going carry pulse to the next decade for reverse counting.
The relation between a digit number (output ID 10) and the corresponding state of each flip-flop is shown in the figure as well.

Numerical indicator tube driver section
The outputs $\mathrm{Q}_{0}$ (terminal 11) up to and including $\mathrm{Q}_{9}$ (terminal 4) of the ID 10 have to be connected to the pins k 0 up to and including k9 of the numerical indicator tube ZM 1000, ZM 1020 and ZM 1080.
The anode of these tubes has to be connected via a resistor ( $\mathrm{R}_{\mathrm{a}}$ ) to the high voltage power supply ( $\mathrm{V}_{\mathrm{b}}$ ).
The current available at these 10 numerical outputs of the ID 10 can cope with the required cathode current $\mathrm{I}_{\mathrm{k}}$ of the indicator tubes ZM 1000, ZM 1020 and ZM 1080, when the following conditions are observed:

- operating-temperature range
- power supply $\mathrm{V}_{\mathrm{b}}$ for ZM 1000 , ZM 1020 and ZM 1080
- anode series resistor $R_{a}$.

In the following graphs these data are specified.

REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY


Fig. 4


Fig. 5

REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER


Fig. 6

Wiring capacitance at each Q-output of the ID 10 :
$\max .500 \mathrm{pF}$

REVERSIBLE DECADE COUNTER BCA 10 B

## CIRCUIT DATA

For circuit diagram see next pages.


Fig.7. BCA 10 B

REVERSIBLE DECADE COUNTER AND


## Terminals (Fig.8)

Similar to BCA 10 A , with the exception of terminals $4,5,6,7,7 \mathrm{a}, 8,9,10$, 11 and 1la, which are inoperative.

## INPUT REQUIREMENTS

Similar to BCA 10 A .

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently)
In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q -outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the table below.

| flip-flop | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{Q}}$ | Q | $\overline{\text { Q }}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 3 | 3 a | 8a | 9a | 10a | 4a | 6a | 5a |
| available direct current min. $\mathrm{I}_{\mathrm{QD}}$ in mA | 3.8 | 3.8 | 3.8 | 4.9 | 3.8 | 4.9 | 3.8 | 6 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{Vp}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ : $\min$. $\mathrm{QQT}_{\mathrm{Q}}$ in nC | 22.4 | 22.4 | 22.4 | 22.4 | 22.4 | 22.4 | 23.7 | 25.8 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge $\mathrm{Q}_{\mathrm{QT}}$ with 5 nC .

REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER


Fig.8. BCA 10 B

REVERSIBLE DECADE COUNTER
AND NUMERICAL INDICATOR TUBE DRIVER BCA 10 C CIRCUIT DATA


Fig. 9


Terminals (Fig.10)
Similar to BCA 10 A, with the exception of terminals 16 a, 17 and 20, which are inoperative.

## INPUT REQUIREMENTS

Similar to BCA 10 A .

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently) Decade counter section
In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board including the numerical indicator tube driver ID 10, the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the table below.

The loadability of the flip-flops FF 12-A, FF 12-C and FF 12-D can be increased by connecting an external resistor of $51 \mathrm{k} \Omega \pm 5 \%$ in parallel with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and $V_{P}$.

| flip-flop |  | FF $12-\mathrm{A}$ |  | FF 12-B |  | FF 12-C |  | FF 12-D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal |  | $\overline{\mathrm{Q}}$ | Q | $\bar{Q}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  |  | 3 | 3a | 8a | 9a | 10a | 4a | 6a | 5a |
| max. number of 10 -series circuit blocks, that may be driven, provided each driven input represents a load of $-\mathrm{I}_{\mathrm{D}}=\max .1 .1 \mathrm{~mA}$ and $-\mathrm{Q}_{\mathrm{T}}=\max .3 .4 \mathrm{nC}$ | $\mathrm{T} a \mathrm{mb}=\min . \quad 0^{\circ} \mathrm{C}$ | 1 | 1 | 3 | 3 | 3 | 1 | 2 | 4 |
|  | $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ | 1 | 1 | 2 | 2 | 2 | 1 | 1 | 4 |
| max. number of driven 10 -series circuit blocks, with external parallel collector resistor(s) | $\mathrm{T}_{\mathrm{amb}}=\min . \quad 0{ }^{\circ} \mathrm{C}$ | 3 | 3 | 3 | 3 | 3 | 3 | 2 | 5 |
|  | $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ | 2 | 2 | 2 | 2 | 2 | 2 | 1 | 4 |

Numerical indicator tube driver section
Similar to BCA 10 A .


Fig. 10. BCA 10 C

REVERSIBLE DECADE COUNTER BCA 10 D CIRCUIT DATA


Fig. 11



Fig.12. BCA 10 D

Terminals (Fig.12)
Similar to BCA 10 A , with the exception of terminals $4,5,6,7,7 a, 8,9,10$, 11, 11a, 16a, 17 and 20 , which are inoperative.

## INPUT REQUIREMENTS

Similar to BCA 10 A .

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently)
In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q -outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the table below.

| flip-flop | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 3 | 3 a | 8a | 9 a | 10a | 4a | 6a | 5a |
| available direct current: <br> min. $\mathrm{I}_{\mathrm{QD}}$ in mA | 3.8 | 3.8 | 4.9 | 4.9 | 4.9 | 4.9 | 3.8 | 6 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 V_{P}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ : min. $\mathrm{QQT}_{\mathrm{Q}}$ in nC | 22.4 | 22.4 | 22.4 | 22.4 | 22.4 | 22.4 | 25.8 | 25.8 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge $\mathrm{QQT}_{\mathrm{QT}}$ with 5 nC .

## DUAL SHIFT REGISTER ASSEMBLY



RZ 22603-7

This assembly can be applied to fulfil three major functions as described below.

- Dual 5-stages one-directional shift register (see Figs. 1 and 2)

The information that has to be serially shifted into the register, has to be applied to the gate inputs G of flip-flop FF 12-A (terminals 7 and 7a) or gate inputs G of flip-flop FF $12-\mathrm{A}^{\prime}$ (terminals 17 a and 17).
The trigger (shift) pulses have to be applied to the common trigger terminals 4 or 19.
Both shift registers are provided with a common reset line (terminals 3a and 19a) while of each individual flip-flop in both shift registers, one S-input is brought out for pre-set purposes.
The positions $\mathrm{k}_{1}, \mathrm{k}_{2}, \mathrm{k}_{3}$ and $\mathrm{k}_{4}$ on the printed-wiring board have to be left open.

- Dual one-directional decade ring counter (see Figs. 1 and 2)

For this function the Q-outputs of flip-flop FF 12-E (FF 12-E') have to be cross-connected externally with the gate inputs G of flip-flop FF 12-A
(FF 12-A'). The necessary interconnections are:
terminal 10a (13) with 7a (17) and
terminal 10 (12) with 7 (17a).
The trigger (shift) pulses have to be applied to the common trigger terminal 4 (19).

Both ring counters are provided with a common reset line (terminals 3a and 19a). Any disturbance in the code sequence can automatically be corrected after maximum one cycle of 10 pulses, by mounting two diodes AAY 21 per ring counter on the printed-wiring board. In Fig. 2 the diode positions are indicated as $k_{1}, k_{2}, k_{3}$ and $k_{4}$; the diodes have to be mounted with the anode located at "a".
If these correction circuits are applied the EG-terminals 11 and 11a (12a and 13a) may not be used for blocking purposes of flip-flop FF $12-\mathrm{A}$ ( FF 12-A').

- Single 10-stages one-directional shift register (see Figs. 1 and 2)

This function can be obtained by putting the two 5 -stages shift registers in series.
The following external interconnections have to be made:
terminal 10a with 17 a
terminal 10 with 17
terminal 4 with 19 (common trigger line)
terminal 3 a with 19 a (common reset line).
Each individual flip-flop in the shift register has one S-input brought out for preset purposes.
The positions $\mathrm{k}_{1}, \mathrm{k}_{2}, \mathrm{k}_{3}$ and $\mathrm{k}_{4}$ on the printed-wiring board have to be left open.

In the three above mentioned functions the trigger pulses can be inhibited by means of a "positive low" voltage applied to the EG-terminals 11 and 11a (12a and 13a) of the first flip-flop FF 12-A (FF 12-A').

The bare printed-wiring board (catalog number 4322026 38740), provided with plated-through holes and double-sided goldplated contacts, is made of glassepoxy material. Moreover, the printed-wiring board is delivered with anextractor and a locking device.
With the mating connector (catalog number 2422020 52591), not supplied with the assembly, the printed-wiring board of standard dimensions ( 121.8 mmx $207.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis (catalog number 4322026 38240).

The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number 432202632150 ).

Counting rate
Ambient temperature range

| operating | -25 to $+55^{\circ} \mathrm{C}$ |
| :---: | :--- |
| below $0^{\circ} \mathrm{C}$ : derated output data |  |
| storage | -55 to $+75{ }^{\circ} \mathrm{C}$ |
|  | approx. 500 g |

Weight
-
-25 to $+55^{\circ} \mathrm{C}$
below $0{ }^{\circ} \mathrm{C}$ : derated output data
approx. 500 g



Fig.1b


Fig. 2
Terminals
1 = not connected
2 = set input S of flip-flop A
3 = set input S of flip-flop B
4 = trigger input $T$
5 = output $\overline{\mathrm{Q}}$ of flip-flop A
6 = output Q of flip-flop B
7 = gate input G of flip-flop A
8 = output Q of flip-flop C
9 = output Q of flip-flop D
$10=$ output Q of flip-flop E

```
11 = extension gate input EG of flip-flop A
12 = output Q of flip-flop E'
13 = output \overline{Q}}\mathrm{ of flip-flop E'
14 = output \overline{Q}}\mathrm{ of flip-flop D'
15 = output \overline{Q}\mathrm{ of flip-flop C'}
16 = output \overline{Q}\mathrm{ of flip-flop B'}
17 = gate input G of flip-flop A'
18 = output Q of flip-flop A'
19 = trigger input T
20 = set input S of flip-flop E'
21 = common negative supply -12 V
22 = common positive supply + 12 V
23 = common supply 0 V
    1a = set input S of flip-flop E
    2a = set input S of flip-flop D
    3a = common reset input S
    4a = set input S of flip-flop C
    5a = output Q of flip-flop A
    6a = output \overline{Q}}\mathrm{ of flip-flop B
    7a = gate input G of flop-flop A
    8a = output \overline{Q of flip-flop C}
    9a = output \overline{Q}\mathrm{ of flip-flop D}
10a = output \overline{Q of flip-flop E}
11a = extension gate input EG of flip-flop A
12a = extension gate input EG of flip-flop A'
13a = extension gate input EG of flip-flop A'
14a = output Q of flip-flop D'
15a = output Q of flip-flop C'
16a = output Q of flip-flop B'
17a = gate input G of flip-flop A'
18a = output }\overline{Q}\mathrm{ of flip-flop A'
19a = common reset input S
20a = set input S of flip-flop D'
21a = set input S of flip-flop A'
22a}=\mathrm{ set input S of flip-flop B'
23a = set input S of flip-flop C'
```


## Power supply

Terminal 21: $\mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=11 \mathrm{~mA}$

$$
22: V_{P}=+12 \mathrm{~V} \pm 5 \%, \quad I_{P}=70 \mathrm{~mA}
$$

The current values are nominal

INPUT REQUIREMENTS (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently)

## Set/reset inputs (S-terminals)

For reset- and preset purposes a "positive low" voltage $\mathrm{V}_{\mathrm{S}}$ is required between 0 V and 0.3 V , otherwise this voltage must be kept between $\mathrm{V}_{\mathrm{P}}$ and $2 / 3 \mathrm{~V}$.

Common reset (terminals 3a and 19a)
With one pulse at these terminals all flip-flops will be reset simultaneously.

$$
\begin{array}{ll}
\text { Ring counter or } 5- \\
\underline{\text { stages shift register }} & \underline{10-\text { stages shift }} \\
\underline{\text { register }}
\end{array}
$$

Required direct current $\quad{ }^{-\mathrm{I}_{\mathrm{SD}}}=\max .9 .75 \mathrm{~mA}=\max .19 .50 \mathrm{~mA}$
Required transient charge when $\mathrm{V}_{\mathrm{S}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s} \quad-\mathrm{Q}_{\mathrm{ST}}=\max . \quad 14 \mathrm{nC}=\max .28 \mathrm{nC}$

Time data
Pulse duration
Recovery time

$$
\left.\begin{array}{l}
\mathrm{t}_{\mathrm{p}}=\min \cdot 2 \mu \mathrm{~s} \quad=\min \cdot 2 \mu \mathrm{~s} \\
\mathrm{t}_{\mathrm{rec}}=\min \cdot 15 \mu \mathrm{~s} \\
=\min \cdot 15 \mu \mathrm{~s}
\end{array}\right\} \text { See }
$$

Time delay between S - and T -signal

$$
-\mathrm{Q}_{\mathrm{ST}}=\max . \quad 14 \mathrm{nC} \quad=\max . \quad 28 \mathrm{nC}
$$

Individual flip-flop preset (terminals 1a, 2, 2a, 3, 4a and 20, 20a, 21a, 22a,

$$
23 \mathrm{a})
$$

For this purpose one S-input of each individual flip-flop in the register(s) has been brought out.

Required direct current
Required transient charge when $\mathrm{V}_{\mathrm{S}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
{ }^{-I_{S D}}=\max .1 .95 \mathrm{~mA}
$$

$$
-\mathrm{Q}_{\mathrm{ST}}=\max \cdot 2.8 \mathrm{nC}
$$

[^33]Gate input (G-terminals 7, 7a and 17a, 17)
A d.c. voltage level is applied to terminal G.
A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $2 / 3 V_{P}$ and $V_{P}$ ) opens the gate.

## Gate open

Voltage

$$
\mathrm{V}_{\mathrm{G}}=\begin{array}{ll}
\min . & 2 / 3 \\
\max . & \mathrm{V}_{\mathrm{P}} \\
\mathrm{~V}_{\mathrm{P}}
\end{array}
$$

Gate closed
Voltage

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{G}}=\begin{array}{lrr}
\min . & 0 & \mathrm{~V} \\
\max . & 0.3 & \mathrm{~V}
\end{array} \\
& -I_{G D}=\max .1 .1 \mathrm{~mA}
\end{aligned}
$$

Required direct current
Required transient charge
when $\mathrm{V}_{\mathrm{G}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$
to 0.5 V in $1.5 \mu \mathrm{~s}$

$$
-\mathrm{Q}_{\mathrm{GT}}=\max \cdot 1.2 \mathrm{nC}
$$

Time data
Trigger gate setting time $\quad \mathrm{t}_{\mathrm{gs}}=\min .29 \mu \mathrm{~s} \quad$ See point 6*
Trigger gate inhibiting time $\quad{ }^{{ }_{\mathrm{gi}}}=\min .29 \mu \mathrm{~s} \quad$ See point $7{ }^{*}$

## Trigger input ( T -terminals 4 and 19)

Negative-going trigger pulses have to be applied to the common trigger (shift) terminals 4 and 19 .

$$
\frac{\text { Ring counter or } 5-}{\underline{\text { Stages shift register }}} \quad \underline{\frac{10-\text { stages }}{\text { shift register }}}
$$

Required direct current
when $\mathrm{V}_{\mathrm{T}}=\max .0 .3 \mathrm{~V}$
$-\mathrm{I}_{\mathrm{TD}}=\max .5 .5 \mathrm{~mA}=\max .11 \mathrm{~mA}$
Required transient charge when $\mathrm{V}_{\mathrm{T}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$
$-\mathrm{Q}_{\mathrm{TT}}=\max . \quad 17 \mathrm{nC} \quad=\max .34 \mathrm{nC}$
Time data
$\left.\begin{array}{lll}\text { Fall time } & \mathrm{t}_{\mathrm{f}} & =\max .1 .5 \mu \mathrm{~s} \\ \text { Pulse duration } & \mathrm{t}_{\mathrm{p}} & =\min . \begin{array}{r}2 \mu \mathrm{~s} \\ \text { Trigger gate setting time }\end{array} \\ \mathrm{t}_{\mathrm{gs}}=\min . \quad 29 \mu \mathrm{~s}\end{array}\right\}$ See point 3*

[^34]OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently)
The available output data of each flip-flop depend on the circuit configuration.

## Dual 5-stages one-directional shift register

In excess of the internal load, represented by the circuit blocks, mounted on the printed-wiring board, the Q-outputs of each flip-flop in the shift register may furthermore be loaded as specified in the table below.

| flip-flop | FF 12-A(A') |  | FF 12-B(B') |  | FF 12-C(C') |  | FF 12-D( ${ }^{\prime}$ ') |  | FF 12-E(E') |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | Q | Q |
|  | 5(18a) | 5a(18) | 6a(16) | 6(16a) | 8a(15) | 8(15a) | 9a(14) | 9(14a) | 10a(13) | 10(12) |
| available direct current: <br> $\min . \mathrm{I}_{\mathrm{QD}}$ in mA | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 8.2 | 8.2 |
| available transient charge when $V_{Q}$ changes from $2 / 3 \mathrm{VP}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ : $\min$. QQT in nC | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 27 | 27 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .

## Dual one-directional decade ring counter

In excess of the internal load (with feedback diodes on $k_{1}, k_{2}, k_{3}$ and $k_{4}$ ), represented by the circuit blocks, mounted on the printed-wiring board, the Qoutputs of each flip-flop in the ring counter may furthermore be loaded as specified in the table below.

| flip-flop | $\mathrm{FF} 12-\mathrm{A}\left(\mathrm{A}^{\prime}\right)$ |  | $\mathrm{FF} 12-\mathrm{B}\left(\mathrm{B}^{\prime}\right)$ |  | $\mathrm{FF} 12-\mathrm{C}\left(\mathrm{C}^{\prime}\right)$ |  | $\mathrm{FF} 12-\mathrm{D}\left(\mathrm{D}^{\prime}\right)$ |  | $\mathrm{FF} 12-\mathrm{E}\left(\mathrm{E}^{\prime}\right)$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | $5(18 \mathrm{a})$ | $5 \mathrm{a}(18)$ | $6 \mathrm{a}(16)$ | $6(16 \mathrm{a})$ | $8 \mathrm{a}(15)$ | $8(15 \mathrm{a})$ | $9 \mathrm{a}(14)$ | $9(14 \mathrm{a})$ | $10 \mathrm{a}(13)$ | $10(12)$ |
| available direct <br> current: <br> min. $\mathrm{I}_{\mathrm{QD}}$ in mA | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 6 | 6 | 7.1 | 7.1 |
| available transient <br> charge when $\mathrm{V}_{\mathrm{Q}}$ <br> changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ <br> to 0.5 V in $1.5 \mu \mathrm{~s}:$ <br> min. QQT in nC | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 24.6 | 24.6 | 25.8 | 25.8 |

For $T_{a m b}=\min .-25^{\circ} \mathrm{C}$ the available direct current $I_{Q D}$ has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .

Output levels of the flip-flops in a decade ring counter configuration

out put $Q_{\text {of }} F F_{12}-B\left(F F_{12}-B^{\prime}\right)$
terminal 6(16a)

output $Q$ of $F F_{12}-C\left(F F_{12}-C^{\prime}\right)$

output $Q$ of $F F_{12}-D\left(F F_{12}-D^{\prime}\right)$
terminal 9 ( $14 a$ )

output $Q_{\text {of }} F F_{12}-E\left(F F_{12}-E^{\prime}\right)$ terminal 10 (12)


Fig. 3

Note that when a Q-output is at " 0 " level the corresponding $\overline{\mathrm{Q}}$-output is at the " 1 " level and vice versa.
After 10 trigger (shift) pulses at the trigger input terminal 4 (19), the output terminal 10 (12) delivers one negative-going voltage step, whilst the ring counter has resumed its initial position, namely all Q-outputs being at " 0 " level.

Single 10-stages one-directional shift register
In excess of the internal load, represented by the circuit blocks, mounted on the printed-wiring board, the Q-outputs of each flip-flop in the shift register may furthermore be loaded as specified in the table below.

| flip-flop | FF 12-A(A') |  | FF 12-B( $\mathrm{B}^{\prime}$ ) |  | FF 12-C(C') |  | FF 12-D( ${ }^{\prime}$ ') |  | FF 12-E(E') |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| output terminal | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\bar{Q}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 5(18a) | 5a(18) | 6a(16) | 6(16a) | $8 \mathrm{a}(15)$ | 8(15a) | 9a(14) | 9(14a) | 10a(13) | 10(12) |
| available direct current: $\min$. IQD in $m A$ | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1(8.2) | 7.1(8.2) |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{~V}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ : $\min . \mathrm{QQT}_{\mathrm{QT}}$ in nC | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8(27) | 25.8(27) |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current IQD has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .

Wiring capacitance at each Q-output
max. 175 pF

## REVERSIBLE SHIFT REGISTER ASSEMBLY



RZ 22752-2
This assembly can be applied to fulfil three major functions as described below.
$\underline{5-\text { stages reversible shift register (see Figs. } 1 \text { and 2) }}$
For this function the gate inputs $G$ of the trigger gates 4 .TG 15 have to be interconnected externally with the corresponding Q-outputs of the flip-flops FF $12-\mathrm{B}$ up to and including FF $12-\mathrm{E}$.
The necessary interconnections are:
terminal 10a with 3 a
terminal 9a with 4a
terminal 9 with 17
terminal 2 a with 17 a
terminal 14 a with 18
terminal 14 with 18a
terminal 19 with 2la
terminal 19a with 22 a

The following signals have to be applied for forward and reverse shifting:
Forward shifting
The information that has to be shifted in the register, has to be applied to the gate inputs G of flip-flop FF 12-A (terminals 7 and 7a).
The trigger pulse has to be applied to the common trigger line of the flip-flops FF 12-A up to and including FF 12 -E (terminal 4).

## Reverse shifting

The information that has to be shifted in the register, has to be applied to the gate inputs $G$ of the trigger gate 2. TG 13 (terminals 12 and 12a).
The trigger pulse has to be applied to the common trigger line of the trigger gates 4. TG 15 and 2. TG 13 (terminal 13).

The positions $k_{1}, k_{2}, k_{3}$ and $k_{4}$ on the printed-wiring board have to be left open.
Reversible decade ring counter (see Figs. 1 and 2)
For this function the interconnections as specified above remain unchanged.
Moreover the Q-outputs of flip-flop FF 12-E have to be cross-connected externally with the gate inputs $G$ of flip-flop FF $12-\mathrm{A}$, while the Q-outputs of flip-flop FF 12-A have to be cross-connected with the gate inputs $G$ of trigger gate 2. TG 13.

The necessary interconnections are:
terminal 2la with 7a
terminal 22a with 7
terminal 6 with 12a
terminal 5 with 12
Trigger pulses for forward counting have to be applied to the common trigger line of the flip-flops FF $12-\mathrm{A}$ up to and including FF $12-\mathrm{E}$ (terminal 4); for reverse counting the trigger pulses have to be applied to the common trigger line of the trigger gates 4 . TG 15 and 2. TG 13 (terminal 13).
Any disturbance in the code sequence can automatically be corrected after maximum one cycle of 10 pulses, by mounting on the printed-wiring boardtwo diodes AAY21 for each counting direction. In Fig. 2 the diode positions are indicated as $k_{1}, k_{2}, k_{3}$ and $k_{4}$; the diodes have to be mounted with the anode located at "a". If these correction circuits are applied, the EG-terminals 11 and 11 a may not be used for blocking purposes of flip-flop FF 12-A.

One-directional shift register with additional inputs for parallel information shift (see Figs. 1 and 2)

When information has to be inserted in the shift register in a parallel way, the binary signals have to be applied to the following terminals:

10a and 9a for flip flop FF 12-A
9 and 2a for flip flop FF 12-B
14a and 14 for flip-flop FF 12-C
19 and 19a for flip-flop FF 12-D
12 and 12a for flip-flop FF $12-$ E.
With one shift pulse at the common trigger line (terminal 13) the externally applied information is shifted into the shift register.
Therefore the shift register is suitable for serial-parallel work.
The positions $\mathrm{k}_{1}, \mathrm{k}_{2}, \mathrm{k}_{3}$ and $\mathrm{k}_{4}$ on the printed-wiring board have to be left open.
The capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are mounted on the printed-wiring board for noise filtering purposes of the supply lines.

The bare printed-wiring board (catalog number 4322026 38750), provided with plated-through holes and double-sided goldplated contacts, is made of glassepoxy material. Moreover, the printed-wiring board is delivered with an extractor and a locking device. With the mating connector (catalog number 2422 02052591 ), not supplied with the assembly, the printed-wiring board of standard dimensions ( $121.8 \mathrm{~mm} \times 207.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) can be used directly in the standard mounting chassis (catalog number 4322026 38240).
The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number 432202632150 ).

Counting rate
Ambluit-temperature range
operating
storage
Weight
$\max .30 \mathrm{kHz}$
-25 to $+55{ }^{\circ} \mathrm{C}$
below $0{ }^{\circ} \mathrm{C}$ : derated output data
-55 to $+75^{\circ} \mathrm{C}$
approx. 400 g


Fig. 1a


Fig. 1b


Fig. 2
Terminals
$1=$ not connected
2 = set input $S$ of flip-f1op $A$
3 = common set input $S$
$4=$ trigger input for forward counting
5 = output Q of flip-flop $A$
$6=$ output $\bar{Q}$ of flip-flop $A$
7 = gate input $G$ of flip-flop A
8 = base input $W$ of flip-flop A
$9=$ gate input G of 4. TG $15-\mathrm{I}$
$10=$ base input $W$ of flip-flop $E$

11 = extension gate input EG of flip-flop A
12 = gate input G of 2 .TG 13
13 = trigger input for reverse counting
$14=$ gate input G of 4 .TG 15-II
15 = base input $W$ of flip-flop $C$
16 = base input $W$ of flip-flop $D$
17 = output $\bar{Q}$ of flip-flop $C$
$18=$ output $\bar{Q}$ of flip-flop $D$
19 = gate input G of $4 . \mathrm{TG} 15$-II
$20=$ set input $S$ of flip.-flop $C$
$21=$ common negative supply -12 V
22 = common positive supply +12 V
$23=$ common supply 0 V
$1 \mathrm{a}=$ set input S of flip-flop $B$
$2 \mathrm{a}=$ gate input G of 4 .TG $15-\mathrm{I}$
$3 a=$ output $\bar{Q}$ of flip-flop $B$
$4 a=$ output $Q$ of flip-flop $B$
$5 \mathrm{a}=$ base input W of flip-flop B
$6 \mathrm{a}=$ base input W of flip-flop B
$7 \mathrm{a}=$ gate input G of flip-flop A
$8 \mathrm{a}=$ base input W of flip-flop A
$9 \mathrm{a}=$ gate input G of 4. TG $15-\mathrm{I}$
$10 \mathrm{a}=$ gate input G of 4. TG $15-\mathrm{I}$
$11 a=$ extension gate input EG of flip-flop $A$
$12 \mathrm{a}=$ gate input G of 2. TG 13
$13 a=$ base input $W$ of flip-flop $E$
$14 \mathrm{a}=$ gate input G of 4 .TG $15-\mathrm{II}$
$15 \mathrm{a}=$ base input W of flip-flop C
$16 \mathrm{a}=$ base input W of flip-flop D
$17 \mathrm{a}=$ output Q of flip-flop C
$18 a=$ output Q of flip-flop D
$19 a=$ gate input $G$ of 4. TG 15-II
$20 a=$ set input $S$ of flip-flop $D$
2la = output $\bar{Q}$ of flip-flop $E$
$22 a=$ output $Q$ of flip-flop $E$
$23 a=$ set input $S$ of flip-flop $E$

## Power supply

Terminal $\left.21: \mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \%,-\mathrm{I}_{\mathrm{N}}=9.0 \mathrm{~mA}\right\}$ The current values $\left.22: \mathrm{VP}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5 \%, \quad \mathrm{I}_{\mathrm{P}}=45 \mathrm{~mA}\right\}$ are nominal $23: \mathrm{V}_{\mathrm{E}}=0 \mathrm{~V}$ common

INPUT REQUIREMENTS (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$ unless specified differently)
Set/reset inputs (S-terminals)
For reset- or preset purposes a "positive low" voltage $\mathrm{V}_{\mathrm{S}}$ is required between 0 V and 0.3 V , otherwise this voltage must be kept between $\mathrm{V}_{\mathrm{P}}$ and $2 / 3 \mathrm{~V}$.
Common reset (terminal 3)
With one pulse at terminal 3 all flip-flops will be reset simultaneously.
Required direct current $\quad{ }^{-} \mathrm{I}_{\mathrm{SD}}=\max .9 .75 \mathrm{~mA}$
Required transient charge
when $V_{S}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$
to 0.5 V in $1.5 \mu \mathrm{~s}$
$-\mathrm{Q}_{\mathrm{ST}}=\max . \quad 14 \mathrm{nC}$
Time data
Pulse duration $\left.\quad t_{p}=\min . \begin{array}{rr}2 & \mu \mathrm{~s}\end{array}\right\}$ See point 4*
Recovery time $\quad \mathrm{t}_{\mathrm{rec}}=\min . \quad 15 \mu \mathrm{~s}$
Time delay between Sand T-signal
$\mathrm{t}_{\mathrm{st}}=\min . \quad 15 \mu \mathrm{~s} \quad$ See point 5*
Individual flip-flop preset (terminals 2, 1a, 20, 20a and 23a)
For this purpose one $S$-input of each flip-flop in the register has been brought out.

Required direct current
$-^{I_{S D}}=\max .1 .95 \mathrm{~mA}$
Required transient charge
when $\mathrm{V}_{\mathrm{S}}$ changes from
$2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$
$-\mathrm{QST}_{\mathrm{ST}}=\max .2 .8 \mathrm{nC}$

## Gate input (G-terminals)

A d.c. voltage level is applied to terminal G.
A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $2 / 3 V_{P}$ and $V_{P}$ ) opens the gate.

Gate open
Voltage
Gate closed
Voltage
Required direct current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{G}} & =\min \cdot 2 / 3 \\
\max \cdot & \mathrm{~V}_{\mathrm{P}} \\
& \mathrm{~V}_{\mathrm{P}} \\
\mathrm{~V}_{\mathrm{G}} & =\min \cdot \begin{array}{rr}
\max \cdot 0.3 & \mathrm{~V} \\
-\mathrm{I}_{\mathrm{GD}} & =\max \cdot 1 \cdot 1 \\
\mathrm{~mA} \\
-\mathrm{Q}_{\mathrm{GT}} & =\max \cdot 1 \cdot 2
\end{array} \mathrm{nC}
\end{aligned}
$$

Required transient charge
when $V_{G}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$
to 0.5 V in $1.5 \mu \mathrm{~s}$

[^35]Time data
Trigger gate setting time
Trigger gate inhibiting time

| $\mathrm{t}_{\mathrm{gs}}=\min \cdot 29 \mu \mathrm{~s}$ | See point $6^{*}$ |
| :--- | :--- |
| ${ }^{\mathrm{t}} \mathrm{gi}$ | $=\min .29 \mu \mathrm{~s}$ | See point 7*

## Trigger input (T-terminals 4 and 13 )

For forward counting or shifting the trigger pulses have to be applied to common trigger terminal 4. For reverse counting or shifting the trigger pulses have to be applied to common trigger terminal 13.

| Required direct current when $\mathrm{V}_{\mathrm{T}}=\max .0 .3 \mathrm{~V}$ | $-_{\text {I }}^{\text {TD }}=\max .5 .5$ | mA |
| :---: | :---: | :---: |
| Required transient charge when $\mathrm{V}_{\mathrm{T}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ | -QTT $=\max .17$ | nC |
| Input noise level | $\mathrm{V}_{\mathrm{n}}=\max .1 .2$ | $\mathrm{V}_{\mathrm{p}-\mathrm{p}}$ |
| Time data |  |  |
| Fall time | $\mathrm{t}_{\mathrm{f}}=\max .1 .5$ | $\mu \mathrm{s}$ |
| Pulse duration | $\mathrm{t}_{\mathrm{p}}=\min .2$ | $\mu \mathrm{s}$ S See point 3* |
| Trigger gate setting time | $\mathrm{t}_{\mathrm{gS}}=\min . \quad 29$ | $\mu_{\mathrm{S}}$ |
| Time delay between Tand S-signals | $\mathrm{t}_{\mathrm{ts}}=\min .15$ | $\mu \mathrm{s}$ See point 5* |

Base input (W-terminal)
Capacitance (wiring plus output of TG 13, TG 14 or TG 15) max. 80 pF Note

The output capacitance of the trigger gates TG 13, TG 14 and TG 15 is max. 5 pF .

OUTPUT DATA (at $\mathrm{V}_{\mathrm{P}}=11.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{N}}=-12.6 \mathrm{~V}$, unless specified differently) The available output data of each flip-flop depend on the circuit configuration.

## Reversible shift register

In excess of the internal load, represented by the circuit blocks, mounted on the printed-wiring board, the Q-outputs of each flip-flop in the shift register may furthermore be loaded as specified in the table on next page.

[^36]| flip-flop | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  | FF 12-E |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 6 | 5 | 3 a | 4 , | 17 | 17a | 18 | 18a | 21a | 22a |
| available direct current: min. IQD in mA | 7.1 | 7.1 | 6 | 6 | 6 | 6 | 6 | 6 | 7.1 | 7.1 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ : min. QQT in $n C$ | 25.8 | 25.8 | 24.6 | 24.6 | 24.6 | 24.6 | 24.6 | 24.6 | 25.8 | 25.8 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .

## Reversible decade ring counter

In excess of the internal load (with feedback diodes on $\mathrm{k}_{1}, \mathrm{k}_{2}, \mathrm{k}_{3}$ and $\mathrm{k}_{4}$ ), represented by the circuit blocks mounted on the printed-wiring board, the Q-outputs of each flip-flop in the ring counter may furthermore be loaded as specified in the table below.

| flip-flop | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  | FF 12-E |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\bar{Q}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 6 | 5 | 3 a | 4 a | 17 | 17a | 18 | 18a | 21a | 22a |
| available direct current: min. IQD in mA | 6 | 6 | 4.9 | 4.9 | 6 | 6 | 4.9 | 4.9 | 6 | 6 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ : $\min . \mathrm{QQT}^{2} \mathrm{nC}$ | 24.6 | 24.6 | 23.4 | 23.4 | 24.6 | 24.6 | 23.4 | 23.4 | 24.6 | 24.6 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .

Output levels of the flip-flops in a reversible decade ring counter configuration $\stackrel{\text { forward counting } \rightarrow}{0} \rightarrow$
trigger pulses at
terminal 4
output $Q$ of FF 12-A (terminal 5)

output $Q$ of FF12-B (terminal 4a)

output Q of FF 12-C
(terminal 17a)

output $Q$ of FF 12-D
(terminal 18)

output $Q$ of FF 12-E
(terminal 22a)

output $\bar{Q}$ of FF 12-A (terminal 6)

output $\bar{Q}$ of FF 12-B
(terminal 3a)

output $\bar{Q}_{\text {of }}$ FF 12-C
(terminal 17)

output $\bar{Q}_{\text {of }}$ FF $12-$ D
(terminal 18)

output $\bar{Q}$ of FF 12 -E
(terminal 21a)

trigger pulses
at terminal 13

7249975.1

Fig. 3
reverse counting

Note that when a Q -output is at " 0 " level the corresponding $\overline{\mathrm{Q}}$-output is at the " 1 " level and vice-versa. After 10 trigger (shift) pulses at the trigger input terminal 4 (13), the output terminal 22a(5) delivers one negative-going voltage step, whilst the ring counter has resumed its initial position, namely all Q-outputs being at " 0 " level.

One-directiônal shift register with additional inputs for parallel information shift In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q-outputs of each flip-flop in the shift register may furthermore be loaded as specified in the table below.

| flip-flop | FF 12-A |  | FF 12-B |  | FF 12-C |  | FF 12-D |  | FF 12-E |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\text { Q }}$ | Q | $\overline{\mathrm{Q}}$ | Q | $\overline{\mathrm{Q}}$ | Q |
|  | 6 | 5 | 3 a | 4 a | 17 | 17a | 18 | 18a | 2la | 22a |
| available direct current: min. IQD in mA | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 7.1 | 8.2 | 8.2 |
| available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $2 / 3 \mathrm{~V}_{\mathrm{P}}$ to 0.5 V in $1.5 \mu \mathrm{~s}$ : $\min . \mathrm{QQT}_{\mathrm{Q}}$ in nC | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 25.8 | 27 | 27 |

For $\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}$ the available direct current $\mathrm{I}_{\mathrm{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC .

## ACCESSORIES FOR CIRCUIT BLOCKS 10-SERIES

## POWER SUPPLY UNIT



## APPLICATION

This power supply unit has been designed for use with the circuit blocks of the 10 -series. However it is also suitable as a supply for other transistorised circuits.

## CONSTRUCTION

The unit is dimensioned for mounting in the 19" chassis 432202638240 .
The base plate of the unit functions as a side plate of this chassis, so that replacement of the side plate is made when the unit is mounted in the chassis. The power supply unit occupies the same space as five printed-wiring boards.

Dimensions
Weight
2.1 kg

## TECHNICAL PERFORMANCE

Input voltage

## Frequency

-12 V output ${ }^{1}$ )
Output voltage
Output current
Stability ratio at 220 V
Ripple voltage
Output resistance
Output impedance at 10 kHz
Temperature coefficient
$+12 \mathrm{~V}^{\text {output }}{ }^{1}$ )
Output voltage
Output current
Stability ratio at 220 V
Ripple voltage
Output resistance
Output impedance at 10 kHz
Temperature coefficient Fusing

Operating-temper ature range
Stor age-temper ature range

105 to $120 \mathrm{~V}_{\mathrm{ac}}, 200$ to
$240 \mathrm{~V}_{\mathrm{ac}}$ in steps of 5 V
45 to 65 Hz
-12 V , adjustable $\pm 10 \%$ (R15, see diagram) 400 mA

350:1
$5 \mathrm{mV}_{\mathrm{rms}}$
$0.4 \Omega$
$0.15 \Omega$
$-1.2 \mathrm{mV} / \mathrm{deg} \mathrm{C}$

12 V , adjustable $\pm 10 \%$ (R20, see diagram)
1000 mA
1000:1
$2 \mathrm{mV}_{\mathrm{rms}}$
$0.08 \Omega$
$0.1 \Omega$
$+1.2 \mathrm{mV} / \mathrm{deg} \mathrm{C}$
automatic

$$
\begin{array}{ll}
-20 \text { to }+55 & { }^{\circ} \mathrm{C} \\
-20 \text { to }+75 & { }^{\circ} \mathrm{C}
\end{array}
$$

In systems requiring more than one power supply unit, the earth tags (marked " 0 V ") may be interconnected, the positive tags (marked " +12 V ") and the negative tags (marked " -12 V ") must remain strictly separated.

When a system is put into operation for the first time, the output voltages of the power supply units have to be adjusted to 12 V under nominal system load.

1) All values are given for full load.


## PRINTED-WIRING BOARD FOR FOUR UNITS PA 10

This printed-wiring board fits the mounting chassis 432202638240 . It can be used directly with the aid of the mating connector with double sided contacts 242202052591 . On this board up to four PA 10 's can be mounted, the next position in the chassis being left empty.


Terminal location:

$$
\begin{aligned}
& 1=\text { not connected } \\
& 2=\text { not connected } \\
& 3=\mathrm{E}_{2}=\text { common supply } 0 \mathrm{~V} \\
& \begin{array}{l}
4=N_{2} \\
5=N_{2}=\text { supply max. } \quad 55 \mathrm{~V}
\end{array} \\
& 6=\mathrm{Q}=\text { output PA } 10 \\
& 7=\text { not connected } \\
& 8=\mathrm{E}_{2}=\text { common supply } 0 \mathrm{~V} \\
& \begin{array}{l}
9=\mathrm{N}_{2} \\
0=\mathrm{N}_{2} 1
\end{array}=\text { supply max. } \quad 55 \mathrm{~V} \\
& \begin{array}{l}
10=\mathrm{N}_{2} 1 \\
11=\mathrm{Q}^{1}=\text { output PA } 10
\end{array} \\
& 12=\text { not connected } \\
& 13=\mathrm{G}=\text { input PA } 10 \\
& 14=\mathrm{EG}=\text { extension input PA } 10 \\
& 15=\mathrm{N}_{1}=\text { supply }-12 \mathrm{~V} \\
& 16=\mathrm{P} \quad=\text { supply }+12 \mathrm{~V} \\
& 17=\mathrm{E}_{1}=\text { common supply } 0 \mathrm{~V} \\
& 18=\mathrm{G}=\text { input PA } 10 \\
& 19=\mathrm{EG}=\text { extension input PA } 10 \\
& 20=\mathrm{N}_{\mathrm{l}}=\text { supply }-12 \mathrm{~V} \\
& 21=\mathrm{P} \quad=\text { supply }+12 \mathrm{~V} \\
& 22=\mathrm{E}_{1}=\text { common supply } 0 \mathrm{~V} \\
& 23=\text { not connected } \\
& \text { unit } \\
& \text { nr. III } \\
& \text { unit }
\end{aligned}
$$



## Material

Contacts
$1 \mathrm{a}=$ not connected
$2 \mathrm{a}=$ not connected
$3 \mathrm{a}=\mathrm{E}_{2}=$ common supply 0 V
$4 \mathrm{a}=\mathrm{N}_{2}$
$5 \mathrm{a}=\mathrm{N}_{2} \mathrm{l}=$
unit
nr. IV
$6 \mathrm{a}=\mathrm{Q} \quad \equiv$ output PA 10
$7 \mathrm{a}=$ not connected
$8 \mathrm{a}=\mathrm{E}_{2}=$ common supply 0 V
nr. I $\quad 10 \mathrm{a}=\mathrm{N}_{2} 1=$ supply max. $\quad 55 \mathrm{~V}$
unit
nr. II
$11 a=Q \quad=$ output PA 10
$12 a=$ not connected
$13 \mathrm{a}=\mathrm{G}=$ input PA 10
$14 \mathrm{a}=\mathrm{EG}=$ extension input PA 10
$15 \mathrm{a}=\mathrm{N}_{1}=$ supply -12 V
unit
nr. II
$16 \mathrm{a}=\mathrm{P} \quad=$ supply +12 V
$17 a=E_{1}=$ common supply 0 V
$18 \mathrm{a}=\mathrm{G}=$ input PA 10
$19 \mathrm{a}=\mathrm{EG}=$ extension input PA 10
$20 \mathrm{a}=\mathrm{N}_{1}=$ supply -12 V
$21 \mathrm{a}=\mathrm{P} \quad=$ supply +12 V
$22 \mathrm{a}=\mathrm{E}_{1}=$ common supply 0 V
unit
nr.IV
$23 a=$ not connected


## PRINTED-WIRING BOARD

This printed-wiring board for 10 -Series circuit blocks fits the mounting chassis 432202638240.


Material

Hole diameter
Contacts
copper-clad phenolic resin bonded paper with plated-through holes
1.2 mm
$1 \times 23$, gold plated, pitch 0.2 inch

## EXPERIMENTERS' PRINTED-WIRING BOARD

This experimenters' printed-wiring board for 10 -Series circuit blocks can accommodate a maximum of 10 blocks (low cases) or 8 blocks (high cases) mounted horizontally.
The board fits the mounting chassis 432202638240.


Material

Hole diameter
Contacts

phenolic resin bonded paper with plated-through holes
1.2 mm
$2 \times 23$, gold plated, pitch 0.2 inch

## EXPERIMENTERS' PRINTED-WIRING BOARDS

These experimenters' printed-wiring boards (with extractor) for 10 -Series circuit blocks can accommodate a maximum of 20 blocks mounted vertically or 6 to 12 blocks mounted horizontally at most (depending on how many of these are high and how many are low). The boards fit the mounting chassis 432202638240 .


Catalogue number
Material

Holes
Contacts


432202638600 glass epoxy

432202638610 phenolic resin bonded paper
plated-through; 1.2 mm diameter $2 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD OF DCA 10

This printed-wiring board (with extractor) of the assembly DCA 10 fits the mounting chassis 432202638240 .

121.8

glass epoxy with plated-through holes $2 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD OF 2.DCA 11

This printed-wiring board (with extractor) of the assembly 2.DCA 11 fits the mounting chassis 432202638240 .


Material
Contacts

glass epoxy with plated-through holes $2 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD OF 2.DCA 12

This printed-wiring board (with extractor) of the assembly 2 .DCA 12 fits the mounting chassis 432202638240.


Material
Contacts

glass epoxy with plated-through holes $2 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD OF BCA 10

This printed-wiring board (with extractor) of the assembly BCA 10 fits the mounting chassis 432202638240.


Material
Contacts

glass epoxy with plated-through holes $2 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD OF 2.SRA 10

This printed-wiring board (with extractor) of the assembly 2 . SRA 10 fits the mounting chassis 432202638240.

121.8
$\xrightarrow[7251673]{ }$

Material
Contacts

glass epoxy with plated-through holes $2 \times 23$, gold plated, pitch 0.2 inch

## PRINTED-WIRING BOARD OF RSR 10

This printed-wiring board (with extractor) of the assembly RSR 10 fits the mounting chassis 432202638240.

121.8

glass epoxy with plated-through holes $2 \times 23$, gold plated, pitch 0.2 inch

## LOCKING CAP



For better securing 10 -Series and 20 -Series circuit blocks mounted parallel to a printed-wiring board (horizontal mounting), window-shaped locking caps are available. They fit the top of a circuit block.
The locking caps are provided with two holes and recesses to lodge two soldering tags, with which the caps can be secured to the board.

| description | catalog number |
| :--- | :--- |
| locking cap | 432202632150 |
| soldering tag | 432202632140 |

## STICKERS

These are drawing symbols of circuit blocks printed on self-adhesive, transparent material. They can be used for fast preparation of system drawings. The drawing symbols are as shown on the data sheets of the relevant circuit blocks.
The stickers are available in rolls, each containing 1000 drawing symbols of the same type of circuit block. Each sticker can be separately detached from the roll, without cutting.

| for circuit block <br> of type | catalog number of a <br> roll with 1000 stickers |
| :--- | :---: |
| FF 10 | 432202607610 |
| FF 11 | 432202607620 |
| FF 12 | 432202607630 |
| 2.GI 10 | 432202607640 |
| 2.GI 11 | 432202607650 |
| 2.GI 12 | 432202607660 |
| 2.TG 13 | 432202630560 |
| 2.TG 14 | 432202630570 |
| 4.TG 15 | 432202634630 |
| PS 10 | 432202607700 |
| OS 10 | 432202607710 |
| OS 11 | 432202636900 |
| PD 10 | 432202607720 |
| PD 11 | 432202636910 |
| GA 11 | 432202634640 |
| TU 10 | 432202607741 |
| PA 10 | 432202607751 |
| RD 10 | 432202607771 |
| RD 11 | 432202636990 |
| ID 10 | 432202636850 |

Circuit blocks
20-Series

## 20-Series

## INTRODUCTION

The " 20 -series" presents a range of circuit blocks, developed to meet the requirements of the Industry for data logging and processing, medium and high speed computers, measuring test apparatus, process and machine control, general industrial instrumentation.
With this " 20 -series" systems are designed and built quickly, economically and with the utmost reliability.
The " 20 -series" offers a complete range, consisting of various logic elements together with all necessary auxiliary units including one-shot multivibrator, pulse shaper, line driver, line receiver, etc.

Moreover, all accessories for a quick and easy construction of equipment will be made available e.g. mounting chassis, power supply, printed-wiring boards, connectors, etc.

Types of circuit blocks
In this series the following types of circuit blocks are available:

| description | abbreviation | catalog number | page |
| :--- | :---: | :---: | :---: |
| Dual NAND/NOR Gate | 2. GI 20 | 272200508001 | E13 |
| Dual NAND/NOR Gate | $2 . G I 21$ | 272200508011 | E17 |
| Dual NAND/NOR Gate | 2. GI 22 | 272200508021 | E21 |
| with high loadability |  |  |  |
| Set-reset Flip-Flop | FF20 | 272200500001 | E25 |
| Triggered Flip-Flop | FF22 | 272200500011 | E27 |
| Triggered Flip-Flop | FF23 | 272200500021 | E31 |
| Dual Trigger Gate | 2. TG23 | 272200515001 | E35 |
| One-shot Multivibrator | OS20 | 272200510001 | E37 |
| Pulse Shaper | PS20 | 272200511001 | E41 |
| Dual Line Driver | 2.LD21 | 272200521001 | E45 |
| Dual Line Receiver | 2.LR22 | 272200519011 | E51 |
| Pulse Driver | PD21 | 272200513001 | E55 |

A number of static input and output devices can be used in conjunction with 20series circuit blocks, see chapter "INPUT/OUTPUT DEVICES".

Economic equipment design and construction are inherent to the following features:

- all circuits are compatable with little circuit diversity permitting simple and direct interconnections of the blocks within the range
- high "fan-out" figures and built-in logic facilities reduce the total number of blocks in a system considerably. They also facilitate later additions and modifications
- easy to use loading table enables the system design to be completed quickly
- the possibility of extending gate-, trigger-, and set-inputs makes the circuit blocks particularly valuable, where flexibility in equipment design is required
- input and output currents of the blocks are designed in a way that external components are unnecessary. Only for extension of the number of inputs diodes have to be mounted externally
- the uniformity of terminal configuration reduces the time for interwiring the blocks and facilitates the design of printed-wiring boards.

Outstanding reliability has been secured by:

- "worst-case" design of all circuits, where calculations have been performed with end-of-life data of all components
- use of professional silicium semi-conductors only
- careful testing and inspection of individual components and assemblies before, during and after manufacture
- quality control on running factory production, which ensures a product of equal and high quality
- built-in thresholds against interference
- printed-wiring circuits with plated through holes, the encapsulation and sealing techniques give the circuit block virtual immunity from the effects of humudity, vibration and shock.


## CONSTRUCTION

The blocks are housed in one of two standard cases, differing in height only.



Low standard case
Weight: approximately 30 g


72492681


7249269

High standard case
Weight: approximately 40 g
Both cases have 19 terminals, protruding the bottom side in two rows.
The distance between the two rows of terminals is $5.08 \mathrm{~mm} \pm 0.1$ ( $0.2^{\prime \prime}$ ) and the distance between the terminals in one row is $5.08 \mathrm{~mm} \pm 0.1\left(0.2^{\prime \prime}\right)$, in accordance with the I.E.C. standard hole grid for printed-wiring boards. The blocks can be mounted in any position.
The terminal side of the metal cans is covered by a plastic sleeve for electrical insulation from printed-wiring conductors both when the blocks are mounted hor izontally and vertically.
A horizontally mounted block can be mechanically secured to the printed-wiring board at the topside with a locking cap catalogue number 432202632150 . The locking cap is provided with two holes and recesses to lodge two soldering tags, catalogue number 432202632140 with which the cap can be secured to the board. (See for more information section "ACCESSORIES FOR CIRCUIT BLOCKS 20-SERIES".)

## 20-Series

## CHARACTERISTICS

## Ambient temperature limits

## Storage

Operating

$$
\begin{aligned}
& \mathrm{Tamb}=-55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{amb}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
$$

Below $0{ }^{\circ} \mathrm{C}$ operation is possible with reduced output data; derating figures may be derived from the data given for each type by linear interpolation.
The maximum operating temperature is checked most unambiguously by using the maximum case temperature given for each type.

Supply voltages

| terminal |  | operating | under external fault conditions <br> (max. 24 hours) |
| ---: | :--- | :---: | :---: |
| 19 | $\mathrm{~V}_{1}$ | $+12 \mathrm{~V} \pm 5 \%$ | $\max .+18 \mathrm{~V}$ |
| 18 | $\mathrm{VP}_{2}$ | $+6 \mathrm{~V} \pm 10 \%$ | 0 V |
| 10 | $\mathrm{~V}_{0}$ | $-12 \mathrm{~V} \pm 5 \%$ | $\max .+9 \mathrm{~V}$ |
| 9 | $\mathrm{~V}_{\mathrm{N}}$ | 0 V |  |

Signal levels

|  | operating | limiting values |  |
| :--- | :---: | :---: | :---: |
|  |  | diode inputs | outputs |
| Positive level | $\mathrm{VP}_{2}$ | 20 V | 15 V |
| 0 V level | 0 V to +0.5 V | -4 V | 0 V |

## Triggering edge

The negative-going transient (from positive level to 0 V level) is the triggering edge. A maximum duration is given for part of this edge.
This requirement is (unless specified otherwise):
from $0.35 \mathrm{VP}_{1}$ to 0.5 V in maximum 50 ns .

## Currents and transient charges

All currents apply to the 0 V level, all transient charges to the negative-going transient (unless specified otherwise).
Transient charges apply to the maximum allowable triggering edge (see above). It should be verified that the sum of the required d.c. input currents of driven units does not exceed the available d.c. output current of the driving unit.

Only when one or more trigger inputs T are driven, the transient charges must also be checked.
T-inputs of closed gates do not require any current or charge.
The currents and transient charges are end-of-life values. They permit a verification which guarantees reliable operation within the specified limits of temperature and supply voltages.
The positive level and the positive-going transient need not to be verified.
Wiring capacitance at the outputs
When the maximum wiring capacitance at an output is exceeded, an external collector resistor must be added, giving a time constant of 85 ns with the excess wiring capacitance.
The wiring capacitance $\mathrm{C}_{\mathrm{w}}$ consumes a charge of $3.5 \mathrm{pC} / \mathrm{pF}$.

## Delays

Delays are measured between 0.5 V points on negative-going transients, if necessary over two stages.

## TEST SPECIFICATIONS

Before and during manufacture samples of circuit blocks are regularly subjected to the following tests:

1. Vibration test according to method 201A of MIL-STD-202.

Frequency $10-55 \mathrm{~Hz}$, amplitude 0.76 mm .
2. Shock test according to method 202A of MIL-STD-202. Acceleration 50 g in 3 perpendicular directions.
3. Temperature-cycling test according to method 102A of MIL-STD-202. Condition D, 5 cycles from $-55^{\circ} \mathrm{C}$ to $+100{ }^{\circ} \mathrm{C}$.
4. Accelerated humidity test according to method 106A of MLL-STD-202. 10 cycles as indicated in Fig.1, page 2 of method 106A.
5. Long-term humidity test according to I.E.C.68, C IV. Units not operating. Duration 56 days at $40^{\circ} \mathrm{C}$ and relative humidity $95 \%$. Measurements after 7, 14, 28 and 56 days.
6. As item 5, but units operating under the most unfavourable electrical conditions regarding supply voltages, output load and input characteristics.
7. Long-term test at maximum temperature according to method 108 of MIL-STD-202.
Test condition E, $85^{\circ} \mathrm{C}$ during 1500 hours. Units operating under the most unfavourable electrical conditions. Measurements after 250, 500, 1000 and 1500 hours.
8. Terminals tested on strength, tests on mounting, soldering, lacquer and coding.

## INPUT AND OUTPUT DATA

## INPUT DATA

| unit | terminal | note | d.c. current (mA) | transient charge (pC) |
| :--- | :---: | :---: | :---: | :---: |
| FF20 | S | 2 | 160 |  |
| FF22 | G | 2 | 200 |  |
|  | T | 4 | 300 |  |
| FF23, TG23 | S1 | 0.8 | 60 |  |
| FF23 | T | gate open | 2 | 100 |
| GI 20, GI 21 | S | 2 | 290 |  |
| GI 22 | G | 5 | 360 |  |
| OS20 | G |  | 2 | 150 |
|  | G | 2 | 150 |  |
| PD21 | T | gate open | 2 | 100 |
| LD21 | G | gate open | 2 | 240 |

OUTPUT DATA

| unit | terminal | note | d.c. current (mA) |
| :--- | :---: | :---: | :---: |
| FF20 transient charge (pC) |  |  |  |
| FF22 | Q | 17 | 645 |
| FF23 | Q | 55 | 2300 |
| GI 20, GI 21 | Q | 14 | 1400 |
| GI 22 | Q | 15 | 540 |
| OS20 | Q | 32 | 3600 |
| LR22 | $\mathrm{Q}_{1}$ | 14 | 1500 |
| PS20 | $\mathrm{Q}_{2}$ | 15 | 1500 |
| PD21 | Q | 15 | 540 |

## Loading Rules

1. Verify that the sum of the required d.c. input currents of the driven units does not exceed the available d.c. output current of the driving unit.
2. When however T-inputs are incorporated in the driven units, the transient charges must also be verified.
3. The wiring capacitance consumes an extra charge of $3.5 \mathrm{pC} / \mathrm{pF}$.
4. T-inputs of closed gates do not require any current or charge (except of FF22).
5. The verifications mentioned above warrants reliable operation at the worst combination of supply voltage tolerances and ambient temperatures between $0^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$. For operation at temperatures until $-25^{\circ} \mathrm{C}$ the data for each type are given in the individual data sheets under "OUTPUT DATA".

## DUAL GATE INVERTER

Function
Case
dual NAND (positive logic), or dual NOR (negative logic)
low standard case


terminal location


The separate diodes can be used to increase the number of gate inputs of any of the two circuits at the gate extender input EG.
Together with the inputs G they form an AND function on the positive level. When all inputs are at the positive level the corresponding output Q resumes the 0 V level. Application of the 0 V level to one of the inputs G causes the corresponding output Q to attain the positive level.
Any output Q is to be connected to a collector resistor R. A logic function can be obtained by interconnecting two or more outputs $Q$; in this case only one col-
lector resistor is usually needed and the others are left disconnected. For n interconnected outputs ( $n-1$ ) times the output capacitance should be added to the wiring capacitance.
This technique is not recommended when the proper operation of the following circuits will be disturbed by the erratic positive-going output pulses that may be produced.

Logic table

| $\mathrm{G}_{1}$ | $\mathrm{G}_{3}$ | $\mathrm{Q}_{1}$ |
| :--- | :--- | :---: |
| high | high | low |
| low | high | high |
| high | low | high |
| low | low | high |

Case temperature
$\mathrm{T}_{\mathrm{C}} \quad \max .100{ }^{\circ} \mathrm{C}$
Power supply currents, nominal (one transistor ON, one transistor OFF)

$$
\begin{array}{lll}
\mathrm{I}_{1} & 5.0 & \mathrm{~mA} \\
\mathrm{I}_{2} & 6.0 & \mathrm{~mA} \\
\mathrm{I}_{\mathrm{N}} & 1.6 & \mathrm{~mA}
\end{array}
$$

## INPUT DATA

Gate inputs G

$$
\begin{array}{llrl}
-\mathrm{I}_{\mathrm{G}} & \max . & 2 & \mathrm{~mA} \\
-\mathrm{Q}_{\mathrm{G}} & \max . & 150 & \mathrm{pC}
\end{array}
$$

Gate extender inputs EG
Diodes BAY38 may be used to increase the number of gate inputs.
Capacitance (wiring plus diodes) $\mathrm{C}=\max .10 \mathrm{pF}$. When this figure is exceeded, connect a resistor between terminal EG and the supply voltage $\mathrm{V}_{\mathrm{P}_{2}}$ giving a time constant of 85 ns with the total capacitance.

## OUTPUT DATA

Output Q

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}
\end{aligned}
$$

Output capacitance
Wiring capacitance at output Q

| $\mathrm{I}_{\mathrm{Q}}$ | min. | 15 | mA |
| :--- | :--- | ---: | :--- |
| $\mathrm{Q}_{\mathrm{Q}}$ | min. | 540 | pC |
| $\mathrm{I}_{\mathrm{Q}}$ | min. | 11.5 | mA |
| $\mathrm{Q}_{\mathrm{Q}}$ | min. | 380 | pC |
| $\mathrm{C}_{\mathrm{Q}}$ | max. | 13 | pF |
| $\mathrm{C}_{\mathrm{w}}$ | max. | 75 | pF |

## Time Data

Time between successive output signal changes
$\mathrm{t}_{\text {recov }} \min .110 \mathrm{~ns}$
Delay over two stages, loaded with 7 GI 20/GI $21+75 \mathrm{pF}$


## DUAL GATE INVERTER

Function
Case



The separate diodes can be used to increase the number of gate inputs of any of the two circuits at the gate extender input EG.
Together with the inputs G they form an AND function on the positive level. When all inputs are at the positive level the corresponding output Q resumes the 0 V level. Application of the 0 V level to one of the inputs G causes the corresponding output Q to attain the positive level.
Any output Q is to be connected to a collector resistor R. A logic function can be obtained by interconnecting two or more outputs $Q$; in this case only one col-
lector resistor is usually needed and the others are left clisconnected. For n interconnected outputs ( $n-1$ ) times the output capacitance should be added to the wiring capacitance.
This technique is not recommended when the proper operation of the following circuits will be disturbed by the erratic positive-going output pulses that may be produced.

Logic table

| $\mathrm{G}_{1}$ | $\mathrm{G}_{3}$ | $\mathrm{G}_{5}$ | $\mathrm{Q}_{1}$ |
| :--- | :--- | :--- | :--- |
| high | high | high | low |
| low | high | high | high |
| high | low | high | high |
| low | low | high | high |
| high | high | low | high |
| low | high | low | high |
| high | low | low | high |
| low | low | low | high |

Case temperature
$\mathrm{T}_{\mathrm{C}} \quad \max .100{ }^{\circ} \mathrm{C}$
Power supply currents, nominal (one transistor ON, one transistor OFF)

5.0 mA
$\mathrm{IP}_{1}$
$\mathrm{I}_{1}$
$\mathrm{I}_{\mathrm{N}}$
6.0 mA
1.6 mA

## INPUT DATA

Gate inputs G

| $-\mathrm{I}_{\mathrm{G}}$ | $\max$. | 2 | mA |
| :--- | :--- | ---: | :--- |
| $-\mathrm{Q}_{\mathrm{G}}$ | $\max$. | 150 | pC |

Gate extender inputs EG
Diodes BAY38 may be used to increase the number of gate inputs. Capacitance (wiring plus diodes) $\mathrm{C}=\max .10 \mathrm{pF}$. Wher. this figure is exceeded, connect a resistor between terminal EG and the supply voltage $\mathrm{V}_{2}$ giving a time constant of 85 ns with the total capacitance.

## OUTPUT DATA

Output Q

$$
\begin{array}{lllll}
\mathrm{T}_{\mathrm{amb}}=\min . \quad & 0{ }^{\circ} \mathrm{C} & \mathrm{I}_{\mathrm{Q}} & \min . & 15 \\
& \mathrm{~mA} \\
& \mathrm{QQ}_{\mathrm{Q}} & \min . & 540 & \mathrm{pC} \\
\mathrm{~T}_{\mathrm{amb}}=\min . & -25^{\circ} \mathrm{C} & \mathrm{I}_{\mathrm{Q}} & \min . & 11.5 \\
& \mathrm{QAA} \\
\mathrm{Q}_{\mathrm{Q}} & \min . & 380 & \mathrm{pC} \\
\text { Output capacitance } & \mathrm{C}_{\mathrm{Q}} & \max . & 13 & \mathrm{pF} \\
\text { Wiring capacitance at output } \mathrm{Q} & \mathrm{C}_{\mathrm{W}} & \max . & 75 & \mathrm{pF}
\end{array}
$$

## Time Data

Time between successive output signal changes
Delay over two stages,
loaded with 7 GI 20/GI $21+75 \mathrm{pF}$
$\mathrm{t}_{\text {recov }}$
${ }^{t}$ d
typ. 100 ns $\max .145$ ns


## DUAL GATE INVERTER

Function

Case
dual NAND (positive logic), or
dual NOR (negative logic) with
high loadibility
low standard case


terminal location

drawing symbol

The unit contains two gate inverters with a high loadibility.
The separate diode can be used to increase the number of gate inputs of any of the two circuits at the gate extender input EG.
Together with the inputs $G$ they form an AND function on the positive level. When all inputs are at the positive level the corresponding output Q resumes the 0 V level. Application of the 0 V level to one of the inputs G causes the corresponding output Q to attain the positive level.
Any output Q is to be connected to a collector resistor R. A logic function can be obtained by interconnecting two or more outputs Q ; in this case only one collector resistor is usually needed and the others are left disconnected. For $n$ interconnected outputs ( $n-1$ ) times the output capacitance should be added to
the wiring capacitance.
This technique is not recommended when the proper operation of the following circuits will be disturbed by the erratic positive-going output pulses that may be produced.

## Logic table

| $\mathrm{G}_{1}$ | $\mathrm{G}_{3}$ | $\mathrm{Q}_{1}$ |
| :--- | :--- | :--- |
| high | high | low |
| low | high | high |
| high | low | high |
| low | low | high |

Case temperature
$\mathrm{T}_{\mathrm{C}} \quad \max .100{ }^{\circ} \mathrm{C}$
Power supply currents, nominal (one output low, one output high)

| $\mathrm{IP}_{1}$ | 4.2 | mA |
| :--- | ---: | ---: |
| $\mathrm{I}_{1}$ | 35 | mA |
| $\mathrm{I}_{2}$ | 5.5 | mA |

## INPUT DATA

Gate inputs G

| $-\mathrm{I}_{\mathrm{G}}$ | max. | 2 | mA |
| :--- | :--- | ---: | :--- |
| $-\mathrm{Q}_{\mathrm{G}}$ | $\max$. | 150 | pC |

Gate extender inputs EG
Diodes BAY38 may be used to increase the number of gate inputs.
Capacitance (wiring plus diodes) $\mathrm{C}=\max .10 \mathrm{pF}$. When this figure is exceeded, connect a resistor between terminal EG and the supply voltage $\mathrm{V}_{\mathrm{P}_{2}}$ giving a time constant of 85 ns with the total capacitance.

## OUTPUT DATA

## Output Q

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{amb}}=\min . \quad-25^{\circ} \mathrm{C}
\end{aligned}
$$

$\mathrm{I}_{\mathrm{Q}}$ min. 32 mA
$\mathrm{Q}_{\mathrm{Q}}$ min. 3600 pC
$\mathrm{I}_{\mathrm{Q}}$ min. 32 mA
min. 2900 pC
When terminals R and Q are not connected:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{amb}}=\min . \quad-25^{\circ} \mathrm{C}
\end{aligned}
$$

$$
\begin{array}{ccc}
\mathrm{I}_{\mathrm{Q}} & \min . & 80 \\
\text { at } \mathrm{V}_{\mathrm{Q}} & & \mathrm{~mA} \\
0.6 & \mathrm{~V}
\end{array}
$$

$$
\begin{array}{rrr}
\mathrm{I}_{\mathrm{Q}} & \min . & 32 \\
\text { at } \mathrm{V}_{\mathrm{Q}} & & 0.5 \\
0 . & \mathrm{V}
\end{array}
$$

Output capacitance
Wiring capacitance at output Q

## Time Data

Time between successive output signal changes
Delay over two stages, loaded with

| $8 \times$ GI $20 /$ GI $21+175 \mathrm{pF}$ | $\mathrm{t}_{\mathrm{d}}$ | typ. 80 ns <br> $\max \cdot 100$ <br> ns |
| :--- | :--- | :--- |
| $16 \times$ GI $20 /$ GI $21+175 \mathrm{pF}$ | $\mathrm{t}_{\mathrm{d}}$ | typ. 100 ns <br> $\max \cdot 120$ <br> ns |
| loaded with $75 \Omega$ line | $\mathrm{t}_{\mathrm{d}}$ | $\max .100 \mathrm{~ns}$ |

$\mathrm{C}_{\mathrm{Q}}$
$\mathrm{C}_{\mathrm{w}}$
$\max .13 \mathrm{pF}$
$\max .175 \mathrm{pF}$
$\mathrm{t}_{\text {recov }} \min .110 \mathrm{~ns}$
${ }^{t} d$
typ. 80 ns $\max .100$ ns
typ. 100 ns
$\max .100 \mathrm{~ns}$

## FLIP-FLOP

Function
Case
flip-flop latch, for d.c. logic
low standard case


terminal location

drawing symbol

Upon application of the 0 V level to one of the set inputs S , the corresponding output Q resumes the positive level and the other output the 0 V level.
The positive level applied to a set input is inoperative.
A logic function is obtained by connecting external diodes to a set extender input ES; the diodes form an OR function on the 0 V level.

Logic table

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{2}$ |
| :---: | :---: | :---: | :---: |
| low | high | high | low |
| high | low | low | high |
| low | low | high | high |
| high | high | no change |  |

Case temperature
Power supply currents (nominal)

INPUT DATA
Set inputs S
$\mathrm{T}_{\mathrm{C}} \quad \max .100{ }^{\circ} \mathrm{C}$

| $\mathrm{I}_{\mathrm{P}_{1}}$ | 5 | mA |
| :--- | ---: | ---: |
| $\mathrm{I}_{2}$ | 6 | mA |
| $\mathrm{I}_{\mathrm{N}}$ | 1.6 | mA |

Set extender inputs ES
Diodes BAY38 may be used to increase the number of inputs. Capacitance (wiring plus diodes) max. 10 pF .
When this figure is exceeded, connect a resistor between terminal ES and the supply voltage $\mathrm{V}_{\mathrm{P}_{2}}$ giving a time constant of 85 ns with the total capacitance.

## OUTPUT DATA

Output Q

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}
\end{aligned}
$$

Wiring capacitance at each output Q

| $\mathrm{I}_{\mathrm{Q}}$ | min. | 17 | mA |
| :--- | :--- | ---: | :--- |
| $\mathrm{Q}_{\mathrm{Q}}$ | min. | 645 | pC |
| $\mathrm{I}_{\mathrm{Q}}$ | min. | 13 | mA |
| $\mathrm{Q}_{\mathrm{Q}}$ | min. | 460 | pC |
| $\mathrm{C}_{\mathrm{W}}$ | max. | 75 | pF |

## Time Data

Time between successive output signal changes
Set pulse duration ( 0 V lével)
Delay, loaded with 7 GI 20/GI $21+75 \mathrm{pF}$
$\mathrm{t}_{\text {recov }} \min .125 \mathrm{~ns}$
$t_{p}$ equal to delay
$\mathrm{t}_{\mathrm{d}}$ typ. 110 ns
$\max .155$ ns

## FLIP-FLOP

Function
Case
triggered flip-flop for high p.r.f.
high standard case

drawing symbol
Trigger pulses are applied to trigger inputs $T$.
A negative-going pulse changes the state of the flip-flop.
A binary counter is made by connecting $G_{1}$ to $Q_{2}$ and $G_{2}$ to $Q_{1}$.
A shift register is made by connecting $G_{1}$ to $Q_{1}$ and $G_{2}$ to $Q_{2}$ of the preceding flipflop.
Applied as binary counter or as shift register the trigger inputs $T_{1}$ and $T_{2}$ have to be connected.
Terminals $G$ have to be connected directly to the outputs $Q$ of other circuit blocks without using diodes.
A positive level at input $G$ inhibits the trigger gate.
To obtain additional trigger inputs of inhibiting facilities external diodes can be connected to the trigger input $T$.

It must be noted that any negative-going signal at the input $T$ acts as a trigger pulse if all other inputs $T$ are at the positive level.
The FF22 can be set directly at the set input $S_{1}$.
In case multiple setting is required, the various set signals have to be applied via separating diodes to input $\mathrm{S}_{1}$.
Terminal $\mathrm{S}_{2}$ may be driven by a gate inverter of the 20 -series without collector resistor. A diode between the output $Q$ of the gate inverter and the set input $S_{2}$ is not permitted.
Both inputs $S_{1}$ and $S_{2}$ may be left floating, when setting is not required.
Logic table

| Trigger T1 | pulse at $\mathrm{T}_{2}$ | S 1 | $S_{2}$ | G1 | $\mathrm{C}_{2}$ | $Q_{1} \quad Q_{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| present | present | - | - | high | low | high low |
| present | present | - | - | low | high | low high |
| present | present | - | - | low | low | indeterminate |
| present | present | - | - | high | high | no change |
| present | - | - | - | high | .- | no change |
| present | - | - | - | low | .- | low high |
| - | present | - | - | - | high | no change |
| - | present | - | - | - | low | high low |
| - | - | low | - | - | .. | high low |
| - | - | high | - | - | .- | no change |
| - | - | - | low | - | .- | low high |
| - | - | - | high | - | . | no change |

Case temperature
Power supply currents (nominal)

## INPUT DATA

Gate inputs $G$
Trigger inputs $T$ corresponding input $G$ at positive level
corresponding input $G$ at $O V$ level

TC max. $100^{\circ} \mathrm{C}$
IP1 1 mA
$I_{2} \quad 28 \mathrm{~mA}$

Wiring capacitance at each input $T$, when driven via a diode
Threshold at input $T$, when $V_{G}$ is at OV level
$C_{w}$ max. 10 pF

Set input $\mathrm{S}_{1}$
$V_{T} \quad \max .0 .5 \mathrm{~V}$
$\begin{array}{ll}\text {-IS1 } & \max .0 .8 \mathrm{~mA} \\ -Q_{\mathrm{S}} 1 & \max .\end{array} \quad 60 \mathrm{pC}$
The maximum number of set diodes is 4 . Type of diodes: BAY 38, IN 4009, IN 3604 or equivalent type. Set input $\mathrm{S}_{2}$

| $\mathrm{V}_{\mathrm{S} 2}$ | $\max .0 .5 \mathrm{~V}$ |
| :--- | :--- |
| $-\mathrm{IS}_{2}$ | $\max . \quad 9 \mathrm{~mA}$ |
| $-\mathrm{QS}_{2}$ | $\max .600 \mathrm{pC}$ |

## OUTPUT DATA

Output Q

$$
\begin{array}{lllr}
T_{a m b}=\min . & 0{ }^{\circ} \mathrm{C} & \mathrm{I}_{\mathrm{Q}} & \min . \\
& \mathrm{Q}_{\mathrm{Q}} & \min . & 2300 \mathrm{~mA} \\
\mathrm{~T}_{\mathrm{amb}}=\min . & -25{ }^{\circ} \mathrm{C} & \mathrm{I}_{Q} & \min . \\
& Q_{Q} & \min . & 1500 \mathrm{~mA}
\end{array}
$$

Wiring capacitance at each output $Q$
$C_{w} \quad \max .75 \mathrm{pF}$

## Time Data

Time that the trigger input $T$ should be at the positive level and the signal level should be present at open input $G$

Preparation time, when the input $T$ is driven via a diode

Preparation time, when the input $T$ is driven via a diode and a resistor of $750 \Omega$ is connected between terminal $T$ and positive supply $V P_{2}$
${ }^{\dagger}$ prep $\min .100+120 \frac{\mathrm{C}_{W T}}{\mathrm{C}_{W \text { Tmax }}}$ ns *
${ }^{\dagger}$ prep $\min .350+120 \frac{C_{W T}}{C_{W \text { Tmax }}}$ ns *
${ }_{\text {tprep }} \min \cdot 175+120 \frac{\mathrm{C}_{\text {WT }}}{\mathrm{C}_{\text {WTmax }}}$ ns ${ }^{*}$

Triggering edge duration
(from 0.35 VP 1 to 0.5 V )
Triggering edge duration + trigger pulse duration ( $0 \vee$ level)
Set pulse duration ( 0 V level)
Delay, full load
te max. 60 ns

Proper inhibiting is ensured, when $\frac{C_{W T}}{C_{W T \max }}>\frac{C_{W G}}{C_{W G \text { max }}}{ }^{*}$

## See note on next page

## Note:

$C_{\text {WTmax }}=$ maximum permissible wiring capacitance of the output of the driving unit $C_{\text {WGmax }}=$ maximum permissible wiring capacitance of the output of the driving unit

If a non-standard circuit is used CWTmax as well as CWGmax is the maximum wiring capacitance giving a time constant of 85 ns .

## FLIP-FLOP

Function
Case
general-purpose triggered flip-flop high standard case


terminal location

drawing symbol

Trigger pulses are applied to trigger inputs T.
The built-in trigger gates are opened by applying the positive level to the gate inputs G and are closed by applying the 0 V level.
A binary counter is made by connecting $G_{1}$ to $Q_{2}$, and $G_{2}$ to $Q_{1}$.
A shift register is made by connecting $G_{1}$ to $Q_{1}$, and $G_{2}$ to $Q_{2}$ of the preceding flip-flop.
Applied as binary counter or as shift register the trigger inputs $T_{1}$ and $T_{2}$ have to be connected.

A logic function is obtained by connecting external diodes to a gate extender input EG; together with the G input they form an AND function on the positive level, useful in binary-decimal counters, bidirectional shift registers with only one clock source, bidirectional counters, etc.

A dual trigger gate 2. TG23 may be connected to the base inputs $B$ to obtain more triggering facilities (e.g. for bidirectional shift registers and counters).
To set or reset the flip-flop the set input S is taken to the 0 V level.
A logic function is obtained by connecting external diodes to a set extender input ES; the diodes form an OR function on the 0 V level.
Multiple clock lines may be applied via diodes connected to the trigger extender input ET.

Logic table

| Trigger pulse at |  | $\mathrm{S}_{1}$ | $\mathrm{G}_{1}$ | $\mathrm{G}_{2}$ | $\mathrm{~T}_{1}$ | $\mathrm{Q}_{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~T}_{1}$ | $\mathrm{~T}_{2}$ |  |  |  |  |  |
| - | - | low | - | - | high | low |
| present | present | - | high | low | high | low |
| present | present | - | low | high | low | high |
| present | present | - | low | low | no change |  |
| present | present | - | high | high | indeterminate |  |
| present | - | - | high | - | high | low |
| present | - | - | low | - | no change |  |
| - | present | - | - | high | low | high |
| - | present | - | - | low | no change |  |


| Case temperature | $\mathrm{T}_{\mathrm{C}}$ | max. | 100 | ${ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: |
| Power supply currents (nominal) | $\mathrm{IP}_{1}$ |  | 11 | mA |
|  | $\mathrm{IP}_{2}$ |  | 11 | mA |
|  | $\mathrm{I}_{\mathrm{N}}$ |  | 1.6 | mA |
| INPUT DATA |  |  |  |  |
| Gate inputs G | $\begin{aligned} & -\mathrm{I}_{\mathrm{G}} \\ & -\mathrm{Q}_{\mathrm{G}} \end{aligned}$ | max. <br> max. | 2 100 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{pC} \end{aligned}$ |
| Trigger inputs T |  |  |  |  |
| corresponding input $G$ at positive level | $\begin{aligned} & -\mathrm{I}_{\mathrm{T}} \\ & -\mathrm{Q}_{\mathrm{T}} \end{aligned}$ | $\max$. <br> max. | 2 290 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{pC} \end{aligned}$ |
| corresponding input G at 0 V level | $\begin{aligned} & -\mathrm{I}_{\mathrm{T}} \\ & -\mathrm{Q}_{\mathrm{T}} \end{aligned}$ |  | 0 | mA pC |
| Set input S | $\begin{aligned} & -\mathrm{I}_{\mathrm{S}} \\ & -\mathrm{Q}_{\mathrm{S}} \end{aligned}$ | max. <br> max. | 5 360 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{pC} \end{aligned}$ |

## Base inputs $B$

Capacitance (of wiring plus output of 2.TG23) max. 9 pF (absolute maximum)
Gate extender inputs EG and trigger extender inputs ET
Diodes BAY38 may be used to increase the number of inputs. Capacitance to corresponding EG and ET terminals together (wiring plus diode capacitance) max. 10 pF .
When this figure is exceeded, connect a resistor between terminal EG and the positive supply $\mathrm{V}_{\mathrm{P}_{2}}$ giving a time constant of 360 ns with the total capacitance.

Set extender inputs ES
Diodes BAY38 may be used to increase the number of inputs.
Capacitance (wiring plus diode capacitance) max. 10 pF (absolute maximum)

## OUTPUT DATA

Output Q

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{amb}}=\min \cdot \quad 0^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{amb}}=\min \cdot-25^{\circ} \mathrm{C}
\end{aligned}
$$

Wiring capacitance at each output Q

## Time Data

Time that the trigger inputs T should be at the positive level and the signal levels should be present at gate inputs G
Time between successive output signal changes
Triggering edge duration

$$
\text { (from } 0.35 \mathrm{~V}_{\mathrm{P}_{1}} \text { to } 0.5 \mathrm{~V} \text { ) }
$$

$\mathrm{t}_{\mathrm{e}}+$ trigger pulse duration ( 0 V level)
Set pulse duration ( 0 V level)
Delay, full load

| $\mathrm{I}_{\mathrm{Q}}$ | min. | 14 | mA |
| :--- | :--- | ---: | :--- |
| $\mathrm{Q}_{\mathrm{Q}}$ | min. | 1400 | pC |
| $\mathrm{I}_{\mathrm{Q}}$ | min. | 8.7 | mA |
| $\mathrm{Q}_{\mathrm{Q}}$ | min. | 1100 | pC |
| $\mathrm{C}_{\mathrm{W}}$ | max. | 75 | pF |


| $\mathrm{t}_{\text {prep }}$ | min. | 800 | ns |
| :--- | :--- | ---: | :--- |
| $\mathrm{t}_{\text {recov }}$ | min. | 850 | ns |
|  |  |  |  |
| $\mathrm{t}_{\mathrm{e}}$ | max. | 50 | ns |
| $\mathrm{t}_{\mathrm{e}}+\mathrm{t}_{\mathrm{p}}$ | min. | 110 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | min. | 100 | ns |
| $\mathrm{t}_{\mathrm{d}}$ | $\max$. | 110 | ns |

## DUAL TRIGGER GATE

Function
Case
additional triggering facility on FF23 low standard case


terminal location


The circuit is identical with the trigger gate in the general-purpose triggered flip-flop FF23.
When the outputs $B_{1}$ and $B_{2}$ of the trigger gate $2 . T G 23$ are connected to the inputs $B_{1}$ and $B_{2}$ of the flip-flop FF23 respectively, the inputs $G$ and $T$ of the 2.TG23 operate in the same way as the corresponding inputs of the FF23. Thus with this dual trigger gate a second pair of trigger inputs is formed for the flipflop FF23 to make one stage of a bidirectional counter or shift register.

Case temperature
Power supply current (nominal)
Input data and time data Output capacitance
$\mathrm{T}_{\mathrm{C}} \quad \max . \quad 100{ }^{\circ} \mathrm{C}$
$\mathrm{IP}_{1}$
7.6 mA
similar to FF23
$\mathrm{C}_{\mathrm{o}} \quad \max .5 \mathrm{pF}$

## ONE-SHOT MULTIVIBRATOR

Function
Case
generating pulses of defined length high standard case


terminal location

drawing symbol

The unit OS20 contains a monostable multivibrator circuit with a built-in trigger gate.
Trigger pulses are applied to trigger input T.
The built-in trigger gate is opened by applying the positive level via a diode BAY38 to the extender gate input EG and is closed by applying the 0 V level. Multiple clock lines may be applied via diodes BAY38 connected to the trigger extender input ET. When a trigger pulse is applied to input T the circuit generates a negative going pulse at the output $\mathrm{Q}_{1}$ and a positive going pulse at the output $\mathrm{Q}_{2}$.

The duration of the output pulse can be increased by an external capacitor to be connected between the terminals $\mathrm{EC}_{1}$ and $\mathrm{EC}_{2}$. The pulse duration can also be decreased by means of a resistor between the terminals $R$ and $P_{1}$ or between the terminals R and $\mathrm{EC}_{1}$.
Max. two trigger gates TG23 may be connected to the base injut B to obtain addi tional triggering facilities.

Case temperature
$\mathrm{T}_{\mathrm{C}} \quad \max .100 \quad{ }^{\circ} \mathrm{C}$
Power supply currents (nominal)

| $\mathrm{I}_{1}$ | 17.5 | mA |
| :--- | :---: | :---: |
| $\mathrm{I}_{2}$ | 6 | mA |
| $\mathrm{I}_{\mathrm{N}}$ | 1.5 | mA |

## INPUT DATA

Gate inputs G
Diode BAY38 must be connected to EG to obtain gate input G.

| $-\mathrm{I}_{\mathrm{G}}$ | max. | 2 | mA |
| :--- | :--- | ---: | :--- |
| $-\mathrm{Q}_{\mathrm{G}}$ | max. | 100 | pC |
|  |  |  |  |
| $-\mathrm{I}_{\mathrm{T}}$ | max. | 2 | mA |
| $-\mathrm{Q}_{\mathrm{T}}$ | max. | 240 | pC |
| $-\mathrm{I}_{\mathrm{T}}$ |  | 0 | mA |
| $-\mathrm{Q}_{\mathrm{T}}$ |  | 0 | pC |

Base input B
Capacitance (wiring plus output of TG23) max. 10 pF (absolute maximum)
Gate extender inputs EG and trigger extender inputs ET
Diodes BAY38 may be used to increase the number of inputs. Capacitance to corresponding EG and ET terminals together (wiring plus diode capacitance) $\max .10 \mathrm{pF}$.
When this figure is exceeded, connect a resistor between EG and the positive supply $\mathrm{V}_{\mathrm{P}_{2}}$, giving a time constant of 360 ns with the total capacitance.

## OUTPUT DATA

Output $\mathrm{Q}_{1}$

$$
\begin{array}{lllll}
\mathrm{T}_{\mathrm{amb}}=\min . & 0^{\circ} \mathrm{C} \text { at } \mathrm{t}_{\mathrm{O} 1}+\mathrm{t}_{\mathrm{e}}=130 \mathrm{~ns} & \mathrm{I}_{\mathrm{Q}_{1}} & \min . & 14 \\
& \mathrm{Q}_{1} & \mathrm{~mA} \\
& \mathrm{~min}_{1} 1500 & \mathrm{pC} \\
\mathrm{~T}_{\mathrm{amb}}=\min .-25{ }^{\circ} \mathrm{C} \text { at } \mathrm{t}_{\mathrm{O}_{1}}+\mathrm{t}_{\mathrm{e}}=130 \mathrm{~ns} & \mathrm{I}_{1} & \min . & 8 & \mathrm{~mA} \\
& \mathrm{Q}_{1} & \min .800 & \mathrm{pC}
\end{array}
$$

Output $\mathrm{Q}_{2}$

$$
\begin{array}{r}
\mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C} \text { at } \mathrm{t}_{\mathrm{O}_{2}}+\mathrm{t}_{\mathrm{e}}=850 \mathrm{~ns} \\
\text { at } \mathrm{t}_{\mathrm{o}_{2}}+\mathrm{t}_{\mathrm{e}}=130 \mathrm{~ns} \\
\mathrm{~T}_{\mathrm{amb}}=\min \cdot-25^{\circ} \mathrm{C} \text { at } \mathrm{t}_{\mathrm{o}_{2}}+\mathrm{t}_{\mathrm{e}}=850 \mathrm{~ns} \\
\text { at } \mathrm{t}_{\mathrm{o}_{2}}+\mathrm{t}_{\mathrm{e}}=130 \mathrm{~ns}
\end{array}
$$

Wiring capacitance at each output Q

| $\mathrm{I}_{2}$ | min. | 15 | mA |
| :--- | :--- | ---: | :--- |
| $\mathrm{QQ}_{2}$ | min. | 1500 | pC |
| $\mathrm{I}_{2}$ | min. | 15 | mA |
| $\mathrm{QQ}_{2}$ | min. | 400 | pC |
| $\mathrm{I}_{2}$ | min. | 9 | mA |
| $\mathrm{QQ}_{2}$ | min. | 800 | pC |
| $\mathrm{IQ}_{2}$ | min. | 9 | mA |
| $\mathrm{QQ}_{2}$ | min. | 230 | pC |
| $\mathrm{C}_{\mathrm{W}}$ | max. | 75 | pF |

Duration of the output pulse

| Intrinsic value (R, $P_{1}$ and $E C_{1}$ not connected) | $\mathrm{t}_{\mathrm{e}}+\mathrm{t}_{\mathrm{o}}(1,2)$ | $\min .200$ <br> $\max .390$ | ns |
| :--- | :--- | :--- | :--- |
|  |  | $\mathrm{t}_{\mathrm{e}}+\mathrm{t}_{\mathrm{o}(1,2)}$ | $\min .130$ |
| $\max .250$ | ns |  |  |
| Intrinsic value (R and $\mathrm{P}_{1}$ interconnected) |  |  |  |

The pulse duration can be increased by an external capacitor between $\mathrm{EC}_{1}$ and $\mathrm{EC}_{2}$. The relation between the output pulse duration and the external capacitor (CEXT) is given in the figure below.


- When $R$ and $P_{1}$ are interconnected the min. value of an external resistor between R and $\mathrm{EC}_{1}$ is $10 \mathrm{k} \Omega$.
- When $R$ and $P_{1}$ are left disconnected there is no limitation in the value of the external resistor between R and $\mathrm{EC}_{1}$.
- To avoid large tolerances of the pulse duration it is not recommended to connect a resistor between $\mathrm{EC}_{1}$ and R , when output pulses with a duration smaller than 500 ns are required.


## Stability of the output pulse duration

An increase in ambient temperature of $1^{\circ} \mathrm{C}$ decreases the output pulse duration with less than $0.1 \%$ and vice versa.
An increase in leakage current of the external capacitor ( $\mathrm{C}_{\mathrm{EXT}}$ ) with $1 \mu \mathrm{~A}$ decreases the output pulse duration with less than $0.15 \%$ and vice versa.
There is practically no difference in duration between different output pulses at any combination of permitted supply voltages.

Time Data


Time that the trigger input $T$ should be at the positive level and the signal level should be present at gate input G

Triggering edge duration
(from $0.35 \mathrm{~V}_{\mathrm{P}_{1}}$ to 0.5 V ) $\mathrm{t}_{\mathrm{e}} \max .50 \mathrm{~ns}$
Triggering edge duration plus trigger
pulse duration
Delay, full load
Triggering edge duration plus output pulse duration at $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$
Recovery time
$R$ and $P_{1}$ interconnected
R and $\mathrm{EC}_{1}$ interconnected

## PULSE SHAPER

Function
converting non-standard signals
into standard signals
Case
low standard case


terminal locatign

drawing symbol

The unit PS20 contains a Schmitt trigger (squaring) circuit followed by an inverting amplifier.
An input voltage in excess of the $O N$ threshold level at terminal $B$ gives a 0 V level at output terminal Q, a voltage below the OFF threshold level at terminal B gives a positive level at output terminal Q.
The pulse shaper can be driven from either a non-standard circuit or from a circuit block of the 20 -series.
The latter via a diode BAY38 at terminal B, whilst terminal A has to be interconnected with terminal C.

Case temperature $\quad \mathrm{T}_{\mathrm{C}} \quad \max .100{ }^{\circ} \mathrm{C}$
Power supply currents (nominal)

| $\mathrm{I}_{\mathrm{P}_{1}}$ | 6.5 | mA |
| :--- | :--- | :--- |
| $\mathrm{I}_{2}$ | 6.0 | mA |
| $\mathrm{I}_{\mathrm{N}}$ | 1.3 | mA |

## INPUT DATA

1. Unit driven by a non-standard circuit

Operating
ON threshold at input B
(output Q at 0 V level)
OFF threshold at input B (output Q at positive level)

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{B}} \\
& \mathrm{I}_{\mathrm{B}}
\end{aligned}
$$

$$
\begin{array}{rlll}
\mathrm{V}_{\mathrm{B}} \\
-\mathrm{V}_{\mathrm{B}}
\end{array} \quad \min .0 .10 \quad \mathrm{~V}_{\mathrm{P}_{1}}
$$

$$
-V_{B}
$$

$$
-\mathrm{I}_{\mathrm{B}}^{\mathrm{D}} \quad \max .0 .01 \mathrm{~mA}
$$

Limiting value
7 V 18 mA

3 V
$\mathrm{R}_{\mathrm{i}} \quad \max .9 \mathrm{k} \Omega$
$R_{i} \quad \max .6 \mathrm{k} \Omega$

## Hysteresis



The hysteresis $\Delta V_{B}$ is affected by the $R_{i}$ of the driving circuit. The relation is given by the following equation.

$$
\begin{array}{lll}
\mathrm{T}_{\mathrm{amb}}=\min . \quad 0{ }^{\circ} \mathrm{C} & \Delta \mathrm{~V}_{\mathrm{i}} & \min .\left(0.06 \mathrm{~V}_{\mathrm{P}_{1}}-0.076 \mathrm{R}_{\mathrm{i}}\right) \\
& \Delta \mathrm{V}_{\mathrm{B}} & \frac{\Delta \mathrm{~V}_{\mathrm{i}}}{1+0.117 \mathrm{R}_{\mathrm{i}}}
\end{array}
$$

## Note:

If, for a particular application, a capacitor is required between terminal B (1) and earth, use should be made of terminal D (5).
The main earth terminal 0 (10) can better not be used for this purpose to avoid noise on the common earth point.
The latter could interfere the proper function of the unit.
2. Unit driven by circuit block of the 20 -series

Terminal A has to be interconnected with terminal C and the input voltage $\mathrm{V}_{\mathrm{G}}$ has to be applied to terminal B via a diode BAY38, BAX13 or equivalent type.

Gate input G

| $-\mathrm{I}_{\mathrm{G}}$ | $\max$. | 2 | mA |
| :--- | :--- | ---: | :--- |
| $-\mathrm{Q}_{\mathrm{G}}$ | $\max$. | 150 | pC |

Gate extender input B
Diodes of type BAY38 in parallel may be used to increase the number of inputs.
Capacitance (wiring plus diodes) max. 10 pF .


## OUTPUT DATA

Output Q


Time Data (when unit is used in combination with 20 -series circuit blocks)


## DUAL LINE DRIVER



terminal location

drawing symbol

The unit is intended to drive terminated lines which are to be connected to terminal Q. A built-in resistor is provided to drive terminated $75 \Omega$ lines to a 3 V signal level.
The unit is normally used in conjunction with the line receiver unit 2. LR22. Excessive conductor resistance of the line can be compensated by a resistor between E and Q , to preserve the signal level at the end of the cable. Terminated cables of a different characteristic impedance (range 75 to $135 \Omega$ ) can be driven to 3 V signal level, using an external series resistor equal to $\mathrm{Z}_{\mathrm{O}}-\mathrm{R}_{\mathrm{dc}}$ of cable, between terminal E and the cable. The corresponding Q -terminal is left floating.

Terminal C is provided to connect two or more outputs Q of the GI 20, GI 21 and GI 22, of which the collector resistors are left floating. In this way a logic function can be obtained. This technique is not recommended when the proper operation of the following circuits will be disturbed by the erratic positive-going output pulses that may be produced.
The number of gate inputs can be increased by external dicdes, BAY38, BAX13 or equivalent types, connected to the extender input EG. When all inputs are at the positive level the corresponding output transistor is in its non-conducting state. Application of the 0 V level to one of the inputs G causes the output transistor to become conductive.

Logic table

| G | EG | C | Q, E |
| :--- | :--- | :--- | :--- |
| high | high | high | low |
| low | high | high | high |
| high | low | high | high |
| low | low | high | high |
| high | high | low | low |
| low | high | low | low |
| high | low | low | low |
| low | low | low | low |

Case temperature
$\mathrm{T}_{\mathrm{C}} \quad \max .100 \quad{ }^{\circ} \mathrm{C}$
Power supply currents, nominal (average of ON and OFF sta:e)

| $\mathrm{I}_{1}$ |  | 22 | mA |
| :--- | :--- | ---: | :--- |
| $\mathrm{IP}_{2}$ | $\mathrm{I}_{\mathrm{Q}}$ | -5 | mA |
| $\mathrm{I}_{\mathrm{N}}$ |  | 2 | mA |

## INPUT DATA

Gate inputs G

| $-\mathrm{I}_{\mathrm{G}}$ | $\max$. | 2 |
| :--- | :--- | :--- |
| $\mathrm{mAA}_{\mathrm{G}}$ | $\max .150$ | pC |

Gate extender inputs EG
Diodes BAY38, BAX13 or equivalent types may be used to increase the number of gate inputs.
Capacitance (of wiring plus diodes) max. 10 pF
When this figure is exceeded, connect a resistor between terminal EG and the supply voltage $\mathrm{V}_{2}$ giving a time constant of 85 ns with the total capacitance.
Terminal C:
$\begin{array}{llll}\mathrm{I}_{\mathrm{C}} & \max . & 12 & \mathrm{~mA} \\ \mathrm{Q}_{\mathrm{C}} & \max .700 & \mathrm{pC}\end{array}$

Collectors of GI 20/21/22 may be connected to this point to obtain the sum of the product functions, formed at the LD- and GI-inputs.
Capacitance: see Time Data.

## OUTPUT DATA

Output $\mathrm{Q}\left(\mathrm{T}_{\mathrm{amb}}=\min .-25{ }^{\circ} \mathrm{C}\right) \quad \mathrm{I}_{\mathrm{E}}=\max .80 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{E}}=\min .\left(\mathrm{VP}_{2}-0.6 \mathrm{~V}\right)$ $\mathrm{I}_{\mathrm{Q}}=\min .40 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{Q}}=\min .\left(\mathrm{VP}_{2}-3.2 \mathrm{~V}\right)$

## Time Data

Time between successive output signal changes
trecov min. 110 ns
Delay time $t_{\text {delay }}$ (cable delay not included)
at 0 to $+85^{\circ} \mathrm{C}$ of
$\operatorname{LD} 21\left\{\begin{array}{c}\text { loaded with X pF } \\ \text { at the C input }\end{array}\right\}+\operatorname{LR} 22\left\{\begin{array}{c}\text { loaded with } 7 \mathrm{G} \text {-inputs } \\ \text { of GI } 20 / 21 / 22+75 \mathrm{pF}\end{array}\right\}=$ see figure below at $-25^{\circ} \mathrm{C}$ of
$\operatorname{LD} 21\left\{\begin{array}{c}\text { loaded with X pF } \\ \text { at the } \mathrm{C} \text { input }\end{array}\right\}+\operatorname{LR22}\left\{\begin{array}{c}\text { loaded with one G-input } \\ \text { of GI } 20 / 21 / 22+75 \mathrm{pF}\end{array}\right\}=$ see figure below


## Note 1

The graph is valid for a cable between the units LD21 and LR22, which has the following characteristics:


CONNECTION DIAGRAMS FOR SINGLE AND MULTIPLE LINIE DRIVING

1. Single line driving
a) Terminated at the input of the line ${ }^{1}$ )

b) Terminated at the end of the line ${ }^{1}$ )

[^37]
## 2. Multiple line driving

The line must be terminated at the driving side as shown in the figure below ${ }^{1}$ ).


[^38]
## DUAL LINE RECEIVER

Function

Case
converting 3 V signal levels to standard system levels
low standard case


terminal location

drawing symbol

The unit is intended to convert 3 V signal levels on lines to standard signal levels, used in the " 20 series" of circuit blocks.
The input impedance is high, so for multiple receiving more units can be connected to different taps on the line. The signal polarity, from input to output, is inverted.
The unit is normally used in conjunction with the line driver unit 2. LD21. In the latter configuration the signal polarity, from the input of the LD21 to the output of the LR22, is not inverted.

Any output Q is to be connected to a collector resistor R . A logic function can be obtained by interconnecting two or more outputs Q ; in this case only one collector resistor is usually needed and the others are left disconnected. For n interconnected outputs ( $n-1$ ) times the output capacitance should be added to the wiring capacitance.
This technique is not recommended when the proper operation of the following circuits will be disturbed by the erratic positive-going output pulses that may be produced.
Case temperature
$\mathrm{T}_{\mathrm{C}} \quad \max .100{ }^{\circ} \mathrm{C}$

Power supply currents, nominal (average of ON and OFF state)

| $\mathrm{IP}_{2}$ | 10 | mA |
| :--- | ---: | ---: |
| $\mathrm{I}_{\mathrm{N}}$ | 2 | mA |

## INPUT DATA

Input high

$$
\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}
$$

$\mathrm{V}_{\mathrm{W}} \quad \min .2 .5 \mathrm{~V}$
Input low

$$
\mathrm{T}_{\mathrm{amb}}=\min .-25^{\circ} \mathrm{C}
$$

Input impedance

| $\mathrm{V}_{\mathrm{W}}$ |  | $\max$. | 1.0 |
| :--- | :--- | ---: | :--- |
|  | V |  |  |
| $\mathrm{Z}_{\mathrm{W}}$ | $\min$. | 8 | $\mathrm{k} \Omega / /$ |
|  | $\min$. | 15 | pF |

## OUTPUT DATA

Output Q

| $\mathrm{T}_{\mathrm{amb}}=\min . \quad 0^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{Q}} \\ & \mathrm{Q}_{\mathrm{Q}} \end{aligned}$ | $\begin{array}{lr} \min . & 15 \\ \min . & 540 \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{pC}^{1} \text { ) } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{amb}}=\min .-25{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{Q}} \\ & \mathrm{QQ} \end{aligned}$ | $\begin{array}{lr} \min . & 2 \\ \min . & 180 \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{pC} \end{aligned}$ |
| tput capacitance | $\mathrm{C}_{\mathrm{Q}}$ | max. 13 | pF |
| ring capacitance at output Q | $\mathrm{C}_{\mathrm{w}}$ | $\max .75$ | pF |

[^39]
## Time Data

Time between successive output signal changes
$\mathrm{t}_{\text {recov }} \min .110 \mathrm{~ns}$
Delay time $t_{\text {delay }}$ (cable delay not included)
at 0 to $+85^{\circ} \mathrm{C}$ of
LD21 $\left\{\begin{array}{c}\text { loaded with X pF } \\ \text { at the C input }\end{array}\right\}+\operatorname{LR22}\left\{\begin{array}{l}\text { loaded with } 7 \mathrm{G} \text {-inputs } \\ \text { of GI } 20 / 21 / 22+75 \mathrm{pF}\end{array}\right\}=$ see figure below at $-25^{\circ} \mathrm{C}$ of
$\operatorname{LD} 21\left\{\begin{array}{c}\text { loaded with X pF } \\ \text { at the C input }\end{array}\right\}+\operatorname{LR} 22\left\{\begin{array}{l}\text { loaded with one G-input } \\ \text { of GI } 20 / 21 / 22+75 \mathrm{pF}\end{array}\right\}=$ see figure below


## Note 1

The graph is valid for a cable between the units LD21 and LR22, which has the following characteristics:

| attenuation |  | 0.079 | $\mathrm{dB} / \mathrm{m}$ at | 10 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0.138 | $\mathrm{dB} / \mathrm{m}$ at | 30 | MHz |
|  |  | 0.254 | $\mathrm{dB} / \mathrm{m}$ at | 100 | MHz |
|  |  | 0.446 | $\mathrm{dB} / \mathrm{m}$ at | 300 | MHz |
|  |  | 0.840 | $\mathrm{dB} / \mathrm{m}$ at | 1000 | MHz |
| capacitance |  | 67 |  |  | $\mathrm{pF} / \mathrm{m}$ |
| characteristic impedance | $\mathrm{Z}_{0}$ |  | 75 | $\Omega \pm 6$ | \% |
|  | $\mathrm{R}_{\mathrm{dc}}$ |  |  | 0.80 | $\Omega / \mathrm{m}$ |

CONNECTION DIAGRAMS FOR SINGLE AND MULTIPLE LINE RECEIVING

1. Single line receiving
a) Terminated at the input of the line ${ }^{1}$ )

b) Terminated at the end of the line ${ }^{1}$ )

2. Multiple line receiving

The line must be terminated at the receiving side as shown in the figure below ${ }^{1}$ ).


[^40]
## PULSE DRIVER



The unit contains a monostable multivibrator circuit with a built-in trigger gate. Trigger pulses are applied to trigger input $T$.
The trigger gate is closed by applying the $0 V$ level via a diode BAY 38 or equivalent type to the extender gate input EG and is opened by applying the positive level.
The gate is also open when the input EG is left floating.
When a trigger pulse is applied to the trigger input $T$ the circuit generates a negativegoing pulse at the output $Q$. This output pulse is particularly suitable for triggering and resetting flip-flops.
The duration of the output pulse can be increased by connecting an external capacitor between the terminals $\mathrm{EC}_{1}$ and $\mathrm{EC}_{2}$.
External trigger gates TG23 may be connected to the base input B to obtain additional triggering facilities.

Case temperature
Power supply currents (nominal)

## INPUT DATA

## Extender gate input EG

| ${ }^{T} \mathrm{~T}_{\mathrm{C}}$ | max. | $100^{\circ} \mathrm{C}$ |
| :--- | ---: | ---: |
| $\mathrm{I}_{1}$ | 14 mA | (transistor TR4 |
| $\mathrm{I}_{1}$ | 0 mA | non-conducting) |
| $\mathrm{I}_{2}$ | 34 mA |  |
| $\mathrm{I}_{1}$ | 20 mA |  |
| $\left(\mathrm{P}_{2}\right.$ and $Q$ interconnected) | (transistor TR $R_{4}$ |  |
|  |  | conducting) |
| $I_{2}$ | 6 mA |  |
| ( $\mathrm{R}_{2}$ and $Q$ not inter- <br> connected) |  |  |

${ }^{-1} \mathrm{I}_{\mathrm{G}} \quad \max .3 .5 \mathrm{~mA}$
-QG max. 180 pC

The gate signal has to be applied via a diode BAY 38 , IN 400 ;, IN 3604 or equivalent type; the anode connected to terminal EG.

Trigger input T
input $G$ at $0 V$ level
input $G$ at positive level
or floating

| $-I_{T}$ | 0 mA |
| :--- | ---: |
| $-Q_{T}$ | 0 pC |
| $-I_{T}$ | $\max$. |
| $-Q_{T}$ | max. |
|  | 360 mA |

Base input B
Capacitance (wiring plus output of TG23) max. 30 pF (absolute maximum)
Extender gate input EG and extender trigger input ET
Diodes BAY 38, IN 4009, IN 3604 or equivalent types may be used to increase the number of inputs.
Capacitance at EG and ET terminals together (wiring plus diode capacitance) max. 20 pF .
When this figure is exceeded, connect a resistor between terminal EG and the positive supply VP1 giving a time constant of 350 ns with the total capacitance.

## OUTPUT DATA

Output Q
$T_{a m b}=\min .0{ }^{\circ} \mathrm{C}$
$R$ and $Q$ not interconnected

| $\mathrm{I}_{\mathrm{Q}}$ | $\min . \quad 90 \mathrm{~mA}$ |
| :--- | :--- |
| $Q_{Q}$ | $\min .7500 \mathrm{pC}$ |
| $\mathrm{I}_{\mathrm{Q}}$ | $\min . \quad 75 \mathrm{~mA}$ |
| $Q_{Q}$ | $\min .6700 \mathrm{pC}$ |

$$
\begin{aligned}
\mathrm{T}_{\mathrm{amb}}= & \min .-25^{\circ} \mathrm{C} \\
& R \text { and } Q \text { not interconnected }
\end{aligned}
$$

$$
\begin{array}{ll}
\mathrm{I}_{\mathrm{Q}} & \min . \quad 82 \mathrm{~mA} \\
Q_{Q} & \min .6800 \mathrm{pC} \\
\mathrm{I}_{Q} & \min . \quad 67 \mathrm{~mA} \\
Q_{Q} & \min .6000 \mathrm{pC}
\end{array}
$$

Wiring capacitance
Unit used for triggering FF23 or resetting FF20
$R$ and $Q$ not interconnected
$R$ and $Q$ interconnected
Unit used for resetting FF23
$C_{w} \quad \max .75 \mathrm{pF}$
$\mathrm{C}_{\mathrm{w}}$ max. 250 pF
$C_{w}$ max. 250 pF

## Time Data

Triggering edge duration + trigger pulse duration Trigger gate charging time Trigger gate inhibiting time Output pulse duration Intrinsic value
Increase with external capacitance Maximum duration
Recovery time
Delay, full load
${ }^{\dagger} e^{+t_{p}} \min .110 \mathrm{~ns}$
${ }^{\text {t }} \mathrm{ch} \min .500 \mathrm{~ns}$
${ }^{\dagger}$ inh $\min .800 \mathrm{~ns}$
${ }^{t_{0}}+t_{e}=110-200 \mathrm{~ns}$
see figure below
1 ms
$t_{\text {rec }} \min$. 2 to $_{0}$ with a minimum of 500 ns
td max. 90 ns


For larger capacitances $\log t_{0}$ is proportional to $\log C_{e x t}$

## Stability of the output pulse duration

An increase in ambient temperature of $1{ }^{\circ} \mathrm{C}$ decreases the output pulse duration with less than $0.1 \%$ and vice versa.
An increase in leakage current of the external capacitor ( $C_{\text {ext }}$ ) with $1 \mu \mathrm{~A}$ decreases the output pulse duration with less than $0.1 \%$ and vice versa. There is practically no difference in duration between different output pulses at any combination of permitted supply voltage.

# ACCESSORIES FOR CIRCUIT BLOCKS 20-SERIES 

## EXPERIMENTERS' PRINTED-WIRING BOARDS

These printed-wiring boards (with extractor) for 20 -Series circuit blocks can accommodate a maximum of 20 blocks mounted vertically or 6 to 12 blocks mounted horizontally at most (depending on how many of these are high and how many low). The boards fit the mounting chassis 432202638240 .


Catalogue number
Material

Holes
Contacts


432202638660
432202638670
phenolic resin bonded glass-expoxy paper
plated-through; 1.2 mm diameter $2 \times 23$, gold plated, pitch 0.2 inch

## LOCKING CAP



For better securing 10 -Series and 20 -Series circuit blocks mounted parallel to a printed-wiring board (horizontal mounting), window-shaped locking caps are available. They fit the top of a circuit block.
The locking caps are provided with two holes and recesses to lodge two soldering tags, with which the caps can be secured to the board.

| description | catalogue number |
| :--- | :---: |
| locking cap | 432202632150 |
| soldering tag | 432202632140 |

## STICKERS

These are drawing symbols of circuit blocks printed on self-adhesive, transparent material. They can be used for fast preparation of system drawings. The drawing symbols are as shown on the data sheets of the relevant circuit blocks.
The stickers are available in rolls, each containing 1000 drawing symbols of the same type of circuit block. Each sticker can be separately detached from the roll, without cutting.

| for circuit block <br> of type | catalog number of a <br> roll with 1000 stickers |
| :--- | :---: |
| FF 20 | 432202631450 |
| FF 22 | 36800 |
| FF 23 | 31460 |
| 2. TG 23 | 31490 |
| 2. GI 20 | 31470 |
| 2. GI 21 | 34670 |
| 2. GI 22 | 34680 |
| OS 20 | 34650 |
| PS 20 | 34660 |
| PD 21 | 36810 |
| 2. LD 21 | 34690 |
| 2. LR 22 | 34700 |
|  |  |

## Circuit blocks

## 40-Series

## INTRODUCTION

In any analogue system for instrumentation and control there are a number of basic functions. The units of the 40 -Series have been developed to perform basic analogue functions, thus to save the system designer considerable time and costs.
Great care has been taken to make them versatile so that a greater part of the required functions in analogue systems can be performed without needing complex external circuitry.
Being capable of handling signals down to d.c. they are very reliable and operate with a high degree of stability.

The 40-Series units find wide application in, for instance:
signal generating circuits
process and alarm circuits
closed-loop power control systems
A-D and D-A converters
electronic measuring instruments
Extensive information on the principles and applications can be found in the Application Book: "Measurement and control with the 40-Series modules".
The 40-Series comprises the following units:
DOA 40, Operational Amplifier
DOA 42, Differential Amplifier
DZD 40, Differential Zero Detector
PSM 40, Phase Shift Module

## OPERATIONAL AMPLIFIER

## GENERAL

The DOA40 is a high gain, wide band, low drift d.c. differential amplifier. Input voltage offset can be externally corrected.
A $6 \mathrm{~dB} /$ octave roll-off network is built-in. Terminals are available to connect an external roll-off network.
This unit is developed for use with power supplies of 15 V . As many control systems use 12 V supplies, some data are given for use at these voltages at the end of the specification.


Fig.1. Drawing symbol

## Dimensions in mm



Fig. 2.
The complete circuit is potted inside a metal can with 19 wire terminals. The can is internally connected to terminal 10 (0 V)

Circuit diagram and terminal location


Fig.3. Circuit diagram


Fig.4. Terminal location

## TECHNICAL PERFORMANCE

Ambient temperature range: operating
storage

$$
\begin{array}{r}
0 \text { to }+85^{\circ} \mathrm{C} \\
-40 \text { to }+85^{\circ} \mathrm{C}
\end{array}
$$

Max. case temperature
$91^{\circ} \mathrm{C}$

## Power supply

Supply voltages
$V_{P}=+15 \mathrm{~V} \pm 3 \%$
$\mathrm{V}_{\mathrm{N}}=-15 \mathrm{~V} \pm 3 \%$
Supply currents
$I_{P}=10 \mathrm{~mA}+$ load current
$I_{N}=10 \mathrm{~mA}+$ load current
Input data (ambient temperature $+25^{\circ} \mathrm{C}$ unless noted otherwise)
Open loop gain
DC, max. load

| minimum | typical |
| :---: | :---: |
| 25000 | 60000 |
| 100000 | 150000 |

Input voltage offset
Initial offset can be trimmed to zero by means of an external variable resistor of $15 \mathrm{k} \Omega$ between terminals OC and $\mathrm{V}_{\mathrm{P}}$

| $\underline{\text { maximum }}$ | typical |
| :---: | :---: |
| $5 \mu \mathrm{~V} / \mathrm{deg} \mathrm{C}$ | $3 \mu \mathrm{~V} /$ deg C |
| $7 \mu \mathrm{~V} / \%$ | $3 \mu \mathrm{~V} / \%$ |
| $3 \mu \mathrm{~V} / \%$ | $2 \mu \mathrm{~V} / \%$ |
| maximum | typical |
| 700 nA | 300 nA |

drift with temperature change $\left(0^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )

Differential: initial offset
drift with temperature change $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+85{ }^{\circ} \mathrm{C}\right)$

Input impedance between inputs
common mode
$7 \mathrm{nA} / \mathrm{deg} \mathrm{C}$
35 nA
$1 \mathrm{nA} / \mathrm{deg} \mathrm{C}$
minimum $75 \mathrm{k} \Omega$
$60 \mathrm{M} \Omega$
$3 \mathrm{nA} / \mathrm{deg} \mathrm{C}$
6 nA
$0.3 \mathrm{nA} / \operatorname{deg} \mathrm{C}$
typical
$200 \mathrm{k} \Omega$
$100 \mathrm{M} \Omega$

Input voltage
max. voltage between inputs
max. common mode voltage
common mode rejection
+5 and -5 V
+10 and -10 V
min. 20000
typ. 60000
Voltage noise ( $16 \mathrm{~Hz}-16 \mathrm{kHz}$ )
$3 \mu \mathrm{~V}$ (rms)
Output data
Output voltage (at a load current of 6 mA ) min. +10 V to -10 V
Load resistance
$\min .1 .67 \mathrm{k} \Omega$
Output resistance
$<5 \mathrm{k} \Omega$
Frequency response
$\begin{array}{lll}\text { Unity gain bandwidth (small signal) } & \text { min. } 8.5 \mathrm{MHz} & \text { typ. } 9.5 \mathrm{MHz} \\ \text { Full output response }\left(20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} \text { ) }\right. & & \\ \text { with } 10 \mathrm{k} \Omega \text { load } & \text { min. } 40 \mathrm{kHz} & \text { typ. } 60 \mathrm{kHz} \\ \text { with } 1.67 \mathrm{k} \Omega \text { load } & \text { min. } 33 \mathrm{kHz} & \text { typ. } 50 \mathrm{kHz} \\ \text { Slewing rate }\left(\mathrm{R}_{\text {load }}=10 \mathrm{k} \Omega\right) & \text { min. } 2.5 \mathrm{~V} / \mu \mathrm{s} & \text { typ. } 3.7 \mathrm{~V} / \mu \mathrm{s}\end{array}$

## Specifications for the DOA40 used with 12 V supply

If the DOA40 is used with 12 V supply, the specifications remain the same as those given for the 15 V supply, except those listed below.
Power supply voltages
Power supply currents
(load current and feedback current
to be added)

Input currents

Common mode voltage
Output voltage at a load current of 5 mA
Load resistance
$\mathrm{V}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5 \%$
$\mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \%$
$I_{P}=8 \mathrm{~mA}$
$\mathrm{I}_{\mathrm{N}}=8 \mathrm{~mA}$
multiply the data given for 15 V
supply by 0.8
$+8 \mathrm{~V},-8 \mathrm{~V}$
$+9 \mathrm{~V},-9 \mathrm{~V}$
$1.8 \mathrm{k} \Omega$ (min.)

## APPLICATION INFORMATION

When used in a follower circuit, the DOA40 may exhibit instability. To avoid this, it is good practice to insert a $10 \mathrm{k} \Omega$ resistor between the signal source and the amplifier input.

The characteristics of the DOA40 are such that adaption circuitry is unnecessary for most applications. However, three special situations which are sometimes encountered - comparatively small input currents, comparatively large output capability, and the need to adjust input current to zero - can also be handled by the DOA40 with the simple adaption circuits described below.

## Reduction of input current and increase of input impedance

The dual transistor BCY87 connected as an emitter-follower in the circuit of Fig. 5 can be used to reduce the input current to 40 nA per input and increase the input impedance to $15 \mathrm{M} \Omega$ between inputs (typical values).


Fig.5. Configuration giving reduced input current and increased input impedance. The component values given are typical.

The characteristics of the circuit are given below. Other characteristics not listed are those of the DOA40 unit alone.

Supply voltage rejection (both supplies)
Input voltage, drift with temperature change
Input current / each input
bias current
drift with temperature change
/ differential
initial offset
drift with temperature change
Input impedance between inputs,
common mode
Common mode rejection
Unity gain bandwidth
Full output frequency ( $20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ )

| typical | $80 \mu \mathrm{~V} / \mathrm{V}$ |
| :--- | ---: |
| typical | $5 \mu \mathrm{~V} / \operatorname{deg} \mathrm{C}$ |
| maximum | $10 \mu \mathrm{~V} / \operatorname{deg} \mathrm{C}$ |

$\begin{array}{lc}\text { typical } & 40 \mathrm{nA} \\ \text { maximum } & 60 \mathrm{nA} \\ \text { typical } & 0.25 \mathrm{nA} / \operatorname{deg} \mathrm{C}\end{array}$

| typical | 4 nA |
| :--- | :---: |
| maximum | 6 nA |
| typical | $0.1 \mathrm{nA} / \operatorname{deg} \mathrm{C}$ |

typical $\quad 15 \mathrm{M} \Omega$
minimum $\quad 10 \mathrm{M} \Omega$
typical $\quad 600 \mathrm{M} \Omega$
typical 10000
typical $\quad 6.5 \mathrm{MHz}$
typical $\quad 40 \mathrm{kHz}$

Increase of the output capability
The circuit of Fig. 6 is capable of delivering 50 mA at +10 V and -10 V . The output can be short-circuited momentarily without causing damage to the circuit. Feedback networks if used should be connected to the circuit output, not the DOA40 output.

Fig.6. Configuration giving increased output capability.


## Zero adjustment of input current

Each DOA40 input requires a bias current of 700 nA to give zero output voltage. By supplying this bias current from an external source, the DOA40 output can be made zero for a driving signal current equal to zero.
In Fig. 7a the negative input (pin 3) is to be so adjusted. A $10 \mathrm{M} \Omega$ resistor should be connected between the output and pin 3, and the potentiometer adjusted so that the output voltage of the DOA40 becomes equal to zero. The $10 \mathrm{M} \Omega$ resistor should then be removed.


Fig.7a. External supply of bias current: adjustment of negative input.
The positive input (pin 1) may now be adjusted with the circuit of Fig. 7b. Connect pin 3 to the DOA40 output, and the $10 \mathrm{M} \Omega$ resistor between pin 1 and ground. The potentiometer can now be adjusted so that the DOA40 output becomes zero. Disconnect the $10 \mathrm{M} \Omega$ resistor.


Fig.7b. External supply of bias current: adjustment of positive input.

Several publications are available which may be of further interest.

1. 'Operational Amplifiers", Application Information.

This publication gives an introduction to the use of operational amplifiers as engineering tools. The concepts and terminology of the general operational amplifier, and the properties and accuracy of a typical circuit are presented.
2. "Digital to Analogue and Analogue to Digital Conversion", Application Information. The publication gives detailed information on the construction of both types of converter.
3. "Flux Meter with Digital Read-out", Application Note (Print No. 939921000601 ).
4. "Simple Process Control", Application Note (Print No. 9399214 05501).
5. "Electronic Potentiometer", Application Note (Print No. 939926000201 ).
6. "A level Detector Using the Operational Amplifier DOA40", Application Note (Print No. 9399260 03101).

The Application Notes (3, 4, 5 and 6) give brief descriptions of practical applications of the DOA40.
Small discrepancies may be seen to exist in terminal location drawings in the above publications. The terminal locations as given in this Data Sheet are the ones to be followed.

## DIFFERENTIAL AMPLIFIER



## GENERAL

The DOA42 is a high-gain, wideband, low-drift d.c. differential amplifier which may also be used as an operational amplifier. The input-voltage offset can be corrected externally.
A roll-off network is built in to ensure stable operation at feedback values between 100 and 60 dB (loop gain between 0 and 40 dB ). Data on additional external compensating RC circuits to be used at lower gain values are given below under "Application information".
The unit developed for use with power supplies producing +15 and -15 V , can also be operated from 12 V supplies if reduced output characteristics are acceptable. Some data are given for use at these voltages under"Technical Performance".


Fig. 1
Drawing symbol

Dimensions (in mm) and terminal identification

Fig. 2
\(\left.\begin{array}{rl}+\mathrm{V} \& =positive supply voltage <br>
-\mathrm{V} \& =negative supply voltage <br>
0 \mathrm{~V} \& =earth and housing <br>
+\mathrm{In} \& =non-inverting input <br>
-\mathrm{In} \& =inverting input <br>
\mathrm{k}_{1} <br>

\mathrm{k}_{2}\end{array}\right\}=\)| ferminals for external |
| :--- |
| Trim |$=$ for external offion $\quad$| Out | $=$ amplifier output terminal |
| ---: | :--- |
| $\mathrm{E}_{1}$ | $=$ emitter 1 |
| $\mathrm{E}_{2}$ | $=$ emitter 2 |
| C | $=$ collector |

Fig.3. Terminal location (bottom view) on 0.1 in grid


## Circuit diagram



Fig. 4

TECHNICAL PERFORMANCE
Ambient temperature range: operating
$-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
storage
Max. case temperature
$85^{\circ} \mathrm{C}$
Power supply
$+15 \mathrm{~V} \pm 3 \%, 3.7 \mathrm{~mA}$ (typ.) + load current
$-15 \mathrm{~V} \pm 3 \%, \quad 1 \mathrm{~mA}$ (typ.) + load current
Input data (ambient temperature $+25^{\circ} \mathrm{C}$ unless stated otherwise)

| Open loop gain | minimum |  |
| :--- | :--- | :--- |
| DC, max. load |  |  |
| DC, 10 k $\Omega$ load | 100 dB | 106 dB |

Input voltage offset
Initial offset can be trimmed to zero by means of an external variable resistor of $25 \mathrm{k} \Omega$ between terminals Trim and $+V$.

| maximum | typical |
| :---: | :---: |
|  | $7 \mu \mathrm{~V} / \mathrm{deg} \mathrm{C}$ |
| $\begin{aligned} & \pm 20 \mu \mathrm{~V} / \mathrm{V} \\ & \pm 20 \mu \mathrm{~V} / \mathrm{V} \end{aligned}$ | $\begin{aligned} & \pm 10 \mu \mathrm{~V} / \mathrm{V} \\ & \pm 10 \mu \mathrm{~V} / \mathrm{V} \end{aligned}$ |
| maximum | typical |
| 20 nA | 5 nA |
| $0.5 \mathrm{nA} / \mathrm{deg} \mathrm{C}$ | $0.1 \mathrm{nA} / \mathrm{degC}$ |
| 4 nA | 1 nA |
| $100 \mathrm{pA} / \mathrm{deg} \mathrm{C}$ | $30 \mathrm{pA} / \mathrm{degC}$ |
| minimum | typical |
| $5 \mathrm{M} \Omega$ | $20 \mathrm{M} \Omega$ |
|  | $1000 \mathrm{M} \Omega$ |

Input voltage
Max. voltage between inputs
Max. common mode voltage
Common mode rejection
Voltage noise ( $0-10 \mathrm{kHz}$ )

## Output data

Output voltage (total current 5 mA )
Load resistance
Output resistance
Frequency response
Unity gain bandwidth (small signal)
Full output response ( $20 \mathrm{~V} \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ )

| with $10 \mathrm{k} \Omega$ load | typ. 45 kHz |
| :---: | :--- |
| with $2 \mathrm{k} \Omega$ load | typ. 40 kHz |
| Slewing rate $\left(R_{\text {load }}=10 \mathrm{k} \Omega\right)$ | typ. $2.5 \mathrm{~V} / \mu \mathrm{s}$ |

Specifications for the DOA42 used with 12 V supply.
If the DOA42 is used with a 12 V supply the specifications remain the same as those given for a 15 V supply except for the data given below:

| Power supply | $\mathrm{V}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5 \%, 2.9 \mathrm{~mA}($ typ. $)+$ load current |
| :--- | :--- |
|  | $\mathrm{V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \%, 0.8 \mathrm{~mA}$ (typ.) + load current |
| Input currents | multiply the data given for 15 V supply by |
|  | 0.8 |
| Max. common mode voltage | $+4 \mathrm{~V},-4 \mathrm{~V}$ |
| Output voltage at a load current of 4 mA | $+9 \mathrm{~V},-9 \mathrm{~V}$ |
| Load resistance | $\min .2 .25 \mathrm{k} \Omega$ |

## APPLICATION INFORMATION

- Fig. 5 gives the frequency response for various gain levels. When the amplifier is applied with a closed loop gain of less than 40 dB external compensation RC series circuits have to be connected between the pins $\mathrm{k}_{1}$ and $\mathrm{k}_{2}$.
The corresponding external correction networks are given in Fig. 6.
feecback $=0$ gain $=100 \mathrm{~dB}$
feedback $=40 \mathrm{~dB}$ gain $=60 \mathrm{~dB}$
feedback $=60 \mathrm{~dB}$ gain $=40 \mathrm{~dB}$
feedback $=80 \mathrm{~dB}$ gain $=20 \mathrm{~dB}$
feedback $=100 \mathrm{~dB}$
gain $=0 \mathrm{~dB}$

Fig. 6

- Use as an operational amplifier.


For use as an operational amplifier the terminals $\mathrm{E}_{1}, \mathrm{E}_{2}$ and C should be interconnected directly across the pins.

- Use as a differential amplifier with a high input impedance.

Operational amplifiers used as differential amplifiers have a rather low input impedance, because the input impedance of the negative input is equal to R1 (see Fig. 7). which is limited.


Fig. 7

Resistors R 2 and $\mathrm{R}_{0}$ give symmetry to the input. For high input impedance differential amplifiers a set-up with 3 operational amplifiers is often used (Fig. 8).


With one DOA42 a high input impedance differential amplifier can be obtained as follows:


Fig. 9

The input impedance is high for both inputs. The transfer formula then is:

$$
\frac{V_{0}}{V_{\text {in }}}=\left\{\frac{1}{2}\left(1+\frac{R_{f}}{R_{0}}\right)+\frac{2 R_{f}}{R 1+R_{2}}\right\}-\frac{R_{f}(R 1-R 2)}{R 1+R 2} \cdot \frac{I}{V_{i n}}+\left(\frac{R_{f}}{R_{0}}-1\right) \frac{V_{c m}-V_{b e}}{V_{\text {in }}}
$$

where $\mathrm{V}_{\mathrm{cm}}=$ common mode voltage, $\mathrm{R}_{\mathrm{f}}=$ feedback resistance, $\mathrm{V}_{\text {be }}=$ base-emitter voltage.

Thus, for $R 2=R 1$ and $R_{0}=R_{f} \quad \frac{V_{0}}{V_{i n}}=1+\frac{R_{f}}{R 1}$
In this configuration $\mathrm{R}_{0} \geq 10 \mathrm{k} \Omega$.
The input impedance of this circuit is equal to the input impedance (min. $5 \mathrm{M} \Omega$ ) of the normal DOA42 configuration without feedback (E1, E2. C shortcircuited). In those cases where a high input impedance differential amplifier is required, the DOA42 offers a unique solution.

## ACCESSORIES

A printed-wiring board (see photograph) providing plug-in facilities for the DOA42 can be ordered separately under catalogue number 433200000501.
This board will also accommodate a trimming potentiometer.


RZ 26423-5

## DIFFERENTIAL ZERO DETECTOR

GENERAL
This unit can be used as a zero detector, voltage comparator, polarity detector, adjustable discriminator or differential amplifier.
Its feature of offering compatible signals for digital systems (e.g. composed of circuit blocks of the 10 - or 20 - Series) makes this unit a natural interface in hybrid systems.
The DZD 40 has been used succesfully in a wide range of instruments and control systems:

- digital to analogue and analogue to digital converters
- flux meter with digital read out
- automatic pH control system
- electronic potentiometer
- voice or no-voice detector
- automatic frequency characteristic testing.
- over and under voltage detection
- over-dissipation switch in transmitter power stage
- servo control
- gas leak detector.


Fig. 1 Drawing symbol

## Dimensions in mm


7749269.1


The complete circuit is potted inside a metal can with 19 wire terminals.
The can is internally connected to the 0 V supply (terminal 10 ).

Fig. 2

Ambient temperature range

$$
\begin{array}{ll}
\text { operating } & 0 \text { to } 70^{\circ} \mathrm{C} \\
\text { storage } & -40 \text { to }+85{ }^{\circ} \mathrm{C}
\end{array}
$$

Power supply
Supply voltages

Nominal consumed current at nominal values of $V_{P}$ and $V_{N}$

$$
\begin{aligned}
& \text { or } \begin{array}{l}
\mathrm{V}_{\mathrm{P}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \% \\
\mathrm{~V}_{\mathrm{P}}=+15 \mathrm{~V} \pm 1 \%, \mathrm{~V}_{\mathrm{N}}=-15 \mathrm{~V} \pm 1 \% \\
\left(\mathrm{~V}_{\mathrm{V}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{P}^{\prime}}=\text { approx. } \mathrm{VP}\right)
\end{array} \\
& \mathrm{Ip}=6 \mathrm{~mA}, \mathrm{I}_{\mathrm{N}}=8.3 \mathrm{~mA}
\end{aligned}
$$

## CIRCUIT DESCRIPTION

The differential zero detector comprises a two stage d.c. - coupled differential amplifier followed by an OR-gate and an inverting amplifier.
A voltage difference between the input terminals $W_{1}$ and $W_{2}$ is amplified about 1000 x by the two stage complementary differential amplifier ( $\left.\mathrm{TR}_{1}, \mathrm{TR}_{2}, \mathrm{TR}_{3}, \mathrm{TR}_{4}\right)$. This amplified voltage difference is applied to the bases of $\mathrm{TR}_{6}$ and $\mathrm{TR}_{7}$.
As long as $\left|\mathrm{V}_{\mathrm{A} 1}-\mathrm{V}_{\mathrm{A} 2}\right|$ is less than a certain voltage, $\mathrm{TR}_{5}$ is conducting.
If this voltage is exceeded $\mathrm{TR}_{6}$ or $\mathrm{TR}_{7}$ becomes conducting, the base current of $\mathrm{TR}_{5}$ (via $\mathrm{R}_{10}$ ) diminishes, the voltage across $\mathrm{R}_{14}$ goes up and $\mathrm{TR}_{5}$ is cut off. So if the input voltage difference between $W_{1}$ and $W_{2}$ has a certain value either $\mathrm{TR}_{6}$ or $\mathrm{TR}_{7}$ are conducting (depending upon the polarity of $\left|V_{W_{1}}-V_{W_{2}}\right|$ ) and $\mathrm{TR}_{5}$ is not conducting. From this it can be seen that $\mathrm{V}_{\mathrm{Q}_{1}}$ and $\mathrm{V}_{\mathrm{Q}_{2}}$ are in phase opposition with regards to $\mathrm{VW}_{1}$ and $\mathrm{V}_{W_{2}}$.
Truth table

| inputs |  | outputs |  |  |
| :---: | :---: | :---: | :---: | :--- |
| $\mathrm{W}_{1}$ | $\mathrm{~W}_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{3}$ |
| high | high | high | high | low |
| high | low | low | high | high |
| low | low | high | high | low |
| low | high | high | low | high |

High-high and low-low in the input rows indicate that signals applied to the inputs differ less than the trip value.
High-low and low-high in the input rows indicate that the voltage difference applied to the input exceeds the trip value.

In the output columns, high stands for +12 V and low for 0 V approximately.
It will be noticed that only one output terminal will be low for any input combination.
Current mode switching (no bottoming of transistors) is used to obtain high switching speeds and to reduce loading of the amplifier.
For this reason the terminals $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ should be connected to terminal 0 V if not used and they should be clamped with diodes (as for $\mathrm{TR}_{5}$ ) if they are used.


Fig. 3. Circuit diagram
Terminal $P^{\prime}$ should be connected to terminal B for fixed bias or to variable resistor $\mathrm{R}_{\mathrm{V}}$ for fine-gain adjustment.
Avoid a shortcircuit between terminals $Q_{3}$ and $N$, as this will damage diode $D_{1}$.


Fig.4. Terminal location

Oscillograms of some voltages with an input voltage of $8 \mathrm{mV}_{\mathrm{p}-\mathrm{p}}, 100 \mathrm{kHz}$, are shown in the figures below.


Fig. 5

## INPUT DATA

Differential off-set voltage after balancing (see "Initial adjustments")
Voltage drift as a result of a change in temperature, measured at a source impedance of $10 \mathrm{k} \Omega$

> typical value
> maximum value

Differential sensitivity $\left(\left|\mathrm{V}_{\mathrm{W}_{1}}-\mathrm{V}_{\mathrm{W}_{2}}\right|\right)$


Fig. 6
-
$3 \mu \mathrm{~V} / \operatorname{deg} \mathrm{C}$ $5 \mu \mathrm{~V} / \operatorname{deg} \mathrm{C}$ adjustable by means of gain control resistor $\mathrm{R}_{\mathrm{G}}$ between X and Y ; see graphs below


Fig. 7
The curves and $\underline{d}$ are worst case limits at $\mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$.
Curve a applies to the minimum input signal at which $\mathrm{TR}_{5}$ or $\mathrm{TR}_{6}$ is conducting ( $\mathrm{V}_{\mathrm{Q}_{1}}$ or $\mathrm{V}_{\mathrm{Q}_{2}}$ is low) and $\mathrm{TR}_{7}$ is not conducting ( $\mathrm{V}_{\mathrm{Q} 3}$ is high). Curve d applies to the maximum input signal at which $\mathrm{TR}_{5}$ or $\mathrm{TR}_{6}$ is not conducting ( $\mathrm{V}_{\mathrm{Q}_{1}}$ and $\mathrm{V}_{2}$ are high) and $\mathrm{TR}_{7}$ is conducting ( $\mathrm{V}_{\mathrm{Q}_{3}}$ is low). The curves $\underline{b}$ and $\underline{c}$ give typical values at $T_{a m b}=25^{\circ} \mathrm{C}$.
Curve b: as $\underline{a}$.
Surve $\underset{\underline{\mathrm{c}}}{\mathrm{b}}$ : as $\overline{\mathrm{d}}$.
$\eta=$ input requirement factor for frequencies over 100 kHz ( 1.8 at $200 \mathrm{kHz}, 1 \mathrm{up}$ to 100 kHz )

Fig. 8


Fig. 9
The curves apply to the minimum input signal at which $\mathrm{TR}_{5}$ or $\mathrm{TR}_{6}$ is conducting $\left(\mathrm{V}_{\mathrm{Q}}\right.$ or $\mathrm{V}_{\mathrm{Q}_{2}}$ is low) and $\mathrm{TR}_{7}$ is not conducting ( $\mathrm{V}_{\mathrm{Q} 3}$ is high).

Maximum value of $\left|\mathrm{V}_{\mathrm{W}_{1}}-\mathrm{V}_{\mathrm{W}_{2}}\right|$ to avoid
extra delays
Maximum voltage between input terminals
Frequency range

Maximum common mode voltage
Common mode rejection
$\left|V_{A 1}-V_{A 2}\right|$ (typical value)
Differential off-set current
Current drift as a result of a change in temperature (typical value)



Fig. 10
The curves apply to the maximum input signal at which $\mathrm{TR}_{5}$ and $\mathrm{TR}_{6}$ are not conducting ( $\mathrm{V}_{\mathrm{Q}_{1}}$ and $\mathrm{V}_{\mathrm{Q}_{2}}$ are high) and $\mathrm{TR}_{7}$ is conducting ( $\mathrm{V}_{\mathrm{Q} 3}$ is low).

> 700 mV
> 5 V
$0-200 \mathrm{kHz}$. From 100 to 200 kHz the differential sensitivity reduces; the input voltage must be multiplied by the factor $\eta$ (see Fig.8)
$\pm 2 \mathrm{~V}$
80 dB
$<30 \mathrm{nA}$
$1 \mathrm{nA} / \operatorname{deg} \mathrm{C}$

Differential input resistance ( $\mathrm{R}_{\mathrm{i}}$ )
Common mode impedance (typical value)
see Figs. 11 and 12
$1.2 \mathrm{M} \Omega$


Fig. 11
Curve a : typical differential input resistance
Curve $\overline{\mathrm{b}}$ : typical input resistance between each input and 0 V
Curve $\bar{c}$ : minimum differential input resistance
Curve $\underline{\mathrm{d}}$ : minimum input resistance between each input and 0 V


Fig.12. $\gamma=\frac{R_{i} \text { at } T_{a m b}}{R_{i} \text { at } T_{a m b}=25^{\circ} \mathrm{C}}$
OUTPUT DATA
Outputs $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$

Voltage gain
Maximum undistorted voltage $\mathrm{VA}_{1}=-\mathrm{V}_{\mathrm{A}_{2}}$
Band width at 3 dB
Minimum load resistance

## Outputs $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}{ }^{*}$ )

Maximum current at $\mathrm{VQ}>0 \mathrm{~V}{ }^{* *}$ )
Load resistance
Output Q3
Maximum current
Load resistance
see Fig. 13
1 V
$0-150 \mathrm{kHz}$
$100 \mathrm{k} \Omega$

* ) If the outputs $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ are not used these terminals should be connected to terminal 0 V .
** ) Clamp diodes (e.g.BAX13, BAY38, 1N4009) must be externally connected to $Q_{1}$ and $Q_{2}$.


Fig. 13

## APPLICATION INFORMATION

## Application hints

1. Avoid a shortcircuit between the terminals $\mathrm{Q}_{3}$ and N as diode $\mathrm{D}_{1}$ (see diagram) will be damaged.
2. In order to avoid instabilities due to transient switching voltages arising on supply lead inductance, the supply terminals N and P should be decoupled directly to terminal 0 V by means of low inductance capacitors.
3. For slowly diminishing voltages below the trip level the dv/dt of the zero going output at $Q_{3}$ will be approximately 10000 times as that of the input signal.
In case a faster $d v / d t$ is required, the voltage at $Q_{3}$ should be applied to a pulse shaper (e.g. PS10, PS20).
4. The terminals $Q_{1}$ and $Q_{2}$ provide signals that can in most cases directly be used to trigger units of the 10-and 20-Series or logic circuits having similar input requirements.
5. In circuits where high voltages might be detrimental, it is good practice to protect the inputs by an antiparallel diode circuit, thereby limiting the voltage.
6. If possible, arrange the circuit so as to avoid common mode voltage presence on inputs.
7. With a.c. input signals of over 10 kHz a capacitor of 2200 pF should be connected to the terminals Z and 0 V . Then only d.c. common mode voltage is allowed.
8. If terminal V is left unconnected the resistance load on $\mathrm{Q}_{3}$ can be $3.6 \mathrm{k} \Omega$.

## Initial adjustments

Minimum off-set voltage
Connect a trimming potentiometer ( $\mathrm{R}_{\mathrm{B}}$, see diagram) of $50 \mathrm{k} \Omega$ to the terminals C 1 and $\mathrm{C}_{2}$, slider to terminal $\mathrm{P}^{\prime}$. Place the slider in the centre position.
Short circuit the input terminals $\mathrm{W}_{1}$ and $\mathrm{W}_{2}$.
Connect a resistor to the terminals X and Y to obtain the desired gain (see "Sensitivity", next section).
Connect a d.c. millivoltmeter with high input impedance or an oscilloscope to the terminals $A_{1}$ and $A_{2}$; the meter or the oscilloscope must be floating.
Apply the supply voltages; allow a few minutes for block temperature distribution to reach a stable value of reading of the amplified off-set voltage on the millivoltmeter.
Correct the off-set voltage by turning the slider of the trimming potentiometer in such a way that minimum reading on the meter or the oscilloscope is obtained. When reading comes below $20 \%$ of full-scale value, switch to higher meter sensitivity. A correct adjustment will show a final value of a few millivolts, depending upon the actual gain.
Observe the voltmeter or oscilloscope for some time after balancing has been obtained; the reading should be stable.
Remove the shortcircuit of the input terminals and remove the voltmeter or the oscilloscope. Leave the slider of the potentiometer in optimum position.

Notes - In case no particular requirement for balance is to be met, the trimming potentiometer can be replaced by resistors having the value found during the balance procedure.

Un-balance will give unequal output wave shapes on $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ as well as an alternation of two forms on $Q_{3}$ with a sinusoidal input voltage.

## Sensitivity

Coarse adjustment can be done by connecting a resistor ( $\mathrm{R}_{\mathrm{G}}$, see diagram) to the terminals X and Y ; if a trimming potentiometer of $500 \Omega$ is used for this purpose the gain can be set over a wide range. The terminals $P^{\prime}$ and $B$ must be interconnected. For the correct value of $\mathrm{R}_{\mathrm{G}}$, see Fig. 7. After the resistor between the ter minals X and Y has been adjusted, fine adjustment can be done by disconnecting terminal $\mathrm{P}^{\prime}$ from terminal B and by connecting a variable resistor $\left(\mathrm{R}_{\mathrm{V}}\right)$ of $150 \mathrm{k} \Omega$ to the terminals Z and $\mathrm{P}^{\prime}$ (without influencing the input impedance).

## APPLICATION SUGGESTIONS

Low voltage zero detector giving zero output at zero input


Fig. 14
$\mathrm{V}_{\text {input }} \ll 5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ or $5 \mathrm{~V}_{\mathrm{dc}}$ $\mathrm{V}_{\mathrm{Q} 3}=+\mathrm{V}_{\text {supply }}$ as long as $\mathrm{V}_{\text {input }}$ is higher than the trip level. $\mathrm{V}_{\mathrm{Q}_{3}}=0 \mathrm{~V}$ as $\mathrm{V}_{\text {input }}$ has reached the trip level.
If $\mathrm{V}_{\text {input }}$ is an a.c. signal $\mathrm{V}_{\mathrm{Q}_{3}}$ will be high apart from the zero crossing points i.e. the unit acts as a bidirectional pulse shaper, see Fig. 15.


Fig. 15

High voltage zero detector giving zero output at zero input


Fig. 16
$\mathrm{V}_{\mathrm{Q} 3}=+\mathrm{V}_{\text {supply }}$ as long as $\mathrm{V}_{\text {input }}$ is higher than the trip level. $\mathrm{V}_{\mathrm{Q} 3}=0 \mathrm{~V}$ as $\mathrm{V}_{\text {input }}$ has reached the trip level. If $\mathrm{V}_{\text {input }}$ is an a.c. signal $\mathrm{V}_{\mathrm{Q} 3}$ will be high apart from the zero crossing points i.e. the unit acts as a bi-directional pulse shaper (see Fig.15). $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ limit the input voltage. R serves to stay safely within diode current limits and loading of signal source possibilities.
If input frequency exceeds 10 kHz a capacitor of 2200 pF should be connected to the terminals Z and $\mathrm{P}^{\prime}$ (see Figs. 3 and 4).

## Low voltage zero detector giving complementary outputs

Fig. 17
$\left(\mathrm{R}_{\mathrm{L}}=\min .3 .6 \mathrm{k} \Omega\right)$

$\mathrm{V}_{\mathrm{Q}_{3}}$ may be obtained as well with this circuit, but then it is advisable to give $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ a capacitive load of 200 pF or more.
High voltage zero detector giving complementary outputs

Fig. 19
$\left(\mathrm{R}_{\mathrm{L}}=\min .3 .6 \mathrm{k} \Omega\right)$



Fig. 20
$V_{X}$ and $V_{\text {ref }}<1 \mathrm{~V}$
$\mathrm{V}_{\mathrm{Q}_{3}} \approx 0 \mathrm{~V}$, if $\left|\mathrm{V}_{\mathrm{x}}-\mathrm{V}_{\text {ref }}\right|<$ trip level
Low voltage comparator giving high output at zero difference input

$\mathrm{V}_{\left(\mathrm{Q}_{1}+\mathrm{Q}_{2}\right)}=$ high if $\left|\mathrm{V}_{\mathrm{x}}-\mathrm{V}_{\text {ref }}\right|=0 \mathrm{~V}$.
High voltage comparator for d.c. voltages


The outputs can also be arranged as in Fig. 21.
This circuit avoids common mode difficulties. The clamping diodes $D_{1}$ and $D_{2}$ are to be used if the voltage between 3 and 1 could possibly exceed 5 V .

Note $-V_{r e f}$ and $V_{X}$ are to be operating in series (i.e. not opposition).
Calculation of $\mathrm{R}_{\mathrm{X}}$ and $\mathrm{R}_{\mathrm{r}}$.


The voltage between the terminals 0 V and $\mathrm{W}_{1}$ will be zero if

$$
\frac{V_{x}}{V_{\text {ref }}}=\frac{R_{x}}{R_{r}}
$$

$\mathrm{R}_{\mathrm{X}}$ and $\mathrm{R}_{\mathrm{r}}$ can be selected taking into account the loading of the sources $\mathrm{V}_{\mathrm{r}}$ and $\mathrm{V}_{\mathrm{X}}$.

Fig. 23
Example $-\mathrm{V}_{\mathrm{X}}$ is a potential between +60 and +95 V with respect to the 0 V line. $\mathrm{V}_{\mathrm{r}}$ is a properly connected reference source of 5 V . Both sources can be loaded with 1 mA max.
It is desired to produce a positive output signal whenever $\mathrm{V}_{\mathrm{X}}=80 \mathrm{~V}$. As $\mathrm{V}_{\mathrm{X}} \max =95 \mathrm{~V}$, the total voltage across $\mathrm{R}_{\mathrm{X}}+\mathrm{R}_{\mathrm{r}}$ is max. 100V. To stay within loading $\mathrm{R}_{\mathrm{X}}+\mathrm{R}_{\mathrm{r}}$ must be approx. $100 \mathrm{k} \Omega$.
Furthermore $\frac{R_{X}}{R_{r}}=\frac{80}{5}$ for zero detection at 80 V , so $\mathrm{R}_{\mathrm{X}}=16 \mathrm{R}_{\mathrm{r}}$.
When $R_{r}=6.8 \mathrm{k} \Omega$ a trimming potentiometer of $150 \mathrm{k} \Omega$ can be used for $\mathrm{R}_{\mathrm{X}}$. The output can be taken from $\left(\mathrm{Q}_{1}+\mathrm{Q}_{2}\right)$ as in Fig. 21 .
Polarity detector
Use is made of the terminals $Q_{1}$ and $Q_{2}$, if desired terminal $Q_{3}$ can be used to indicate zero difference input.


Fig. 24
$\mathrm{V}_{\mathrm{Q}_{1}}$ is low, if $\mathrm{W}_{1}$ (terminal 3) is high.
$\mathrm{V}_{\mathrm{Q}_{2}}$ is low, if $\mathrm{W}_{2}$ (terminal 1) is high.
Clamping diodes across the inputs can be omitted if the input voltages are $<1 \mathrm{~V}_{\mathrm{p}}$. This circuit is extremely useful in servo control, direction determination and tolerance automation.

To avoid common mode influence $\mathrm{V}_{\mathrm{W}_{1}}$ and $\mathrm{V}_{\mathrm{W}_{2}}$ should be made lower than 2 V (resistive step down).

## PHASE SHIFT MODULE

## GENERAL

This phase shift module is designed for use in conjunction with a trigger source (e.g. TTM) for the control of the conduction angle of thyristors.

It can be used in single-phase, half- or full-wave applications for control of thyristors operating with an a.c. supply of 15 to 10000 Hz . The control range is better than 10 to $170^{\circ}$. Three PSM's can be synchronised for 3 -phase full-wave control.
An important feature is that one can make a choice between two operation modes, i.e. either linear control of conduction angle by means of a control voltage or linear control of the average voltage across the thyristor load (cosinusoidal control). In the latter case the average thyristor load voltage can be made independent of the a.c. supply voltage (see "CONTROL FACILITIES").


Drawing symbol

Dimensions in mm


The complete circuit is potted inside a metal can with 19 wire terminals.


## CIRCUIT DESCRIPTION

For operation on 50 Hz , terminals 2 and 3 have to be interconnected. Transistor $\mathrm{TR}_{1}$ is conducting during most of the period that the synchronization voltages are present on S1 and S2. Thereby the collector of $\mathrm{TR}_{1}$ will be at a low voltage, therefore $T R_{2}$ will be non conducting during the time that $\mathrm{TR}_{1}$ conducts. As soon as the value of the synchronization voltage becomes lower than the diode forward voltage drop (around the zero crossing of the synchronization signal) $\mathrm{TR}_{1}$ ceases to conduct, $\mathrm{TR}_{2}$ rapidly charges $\mathrm{C}_{\mathrm{S}}$. A few electrical degrees after synchronization zero $\mathrm{TR}_{1}$ becomes conducting again, $\mathrm{TR}_{2}$ cuts off.
$\mathrm{TR}_{3}$ discharges $\mathrm{C}_{\mathrm{S}}$ during the half cycle to zero volts. TR4 and $\mathrm{TR}_{5}$ constitute a long tailed pair comparator. As long as the voltage to the base of $\mathrm{TR}_{4}$ exceeds that applied to $\mathrm{TR}_{5}, \mathrm{TR}_{4}$ is conducting and $\mathrm{TR}_{5}$ is off. Consequently base current will flow to $\mathrm{TR}_{6}$ through $\mathrm{R}_{14}$ and $\mathrm{TR}_{6}$ will conduct. The emitter current of $\mathrm{TR}_{6}$ drives $\mathrm{TR}_{7}$ into saturation so that the output Q will be at a low potential for the time that the voltage on point 2 is higher than that applied to the control input terminal C . The discharge of $\mathrm{C}_{\mathrm{S}}$ as a function of time can be made linear by means of $\mathrm{TR}_{3}$ acting as a constant current discharger or cosinusoidal discharger by using different circuit connections.


Terminal location

## TECHNICAL PERFORMANCE

Operating temperature range
Storage temperature range

$$
\begin{aligned}
& -25 \text { to }+85^{\circ} \mathrm{C} \\
& -40 \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
$$

Power supply
Supply voltage

Consumed current
$\mathrm{V}_{\mathrm{p}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{N}}=-12 \mathrm{~V} \pm 5 \%$
$\mathrm{V}_{\mathrm{p}}=+12 \mathrm{~V}+10 \%, \mathrm{~V}_{\mathrm{N}}=-12 \mathrm{~V}+10 \%$
or
$\mathrm{V}_{\mathrm{p}}=+12 \mathrm{~V}-10 \%, \mathrm{~V}_{\mathrm{N}}=-12 \mathrm{~V}-10 \%$
$\mathrm{I}_{\mathrm{p}}=\mathrm{I}_{\mathrm{N}}=$ approximately 10 mA
(excluding load current)

Note - As the output voltage $\mathrm{V}_{\mathrm{Q}}$ is dependent upon switch on sequence and rise time of the supply voltages, it is recommended to short circuit terminal Q temporarily to terminal 0 when switching on.

Input data
Control voltage ( $\mathrm{V}_{\mathrm{C}}$ )
absolute maximum
5 V
absolute minimum
0 V
Control current ( $\mathrm{I}_{\mathrm{C}}$ )
0.5 to 0.33 mA

Maximum wiring capacitance
at the control input (terminal C) 200 pF

## Output data

Output voltage ( $\mathrm{V}_{\mathrm{Q}}$ )
high level (TR7 non conducting)
low level (TR7 conducting)

Output current ( $\mathrm{L}_{\mathrm{Q}}$ )
$\max . \quad 15 \mathrm{~V}$
$\max .0 .5 \mathrm{~V}$
min. 0 V
$\max .25 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{Q}}=\max .0 .5 \mathrm{~V}$
$\left(\mathrm{T}_{\mathrm{amb}}=-25^{\circ} \mathrm{C}\right.$ )
Minimum control range of conduction angle ( $\varphi$ )
$10-170^{\circ}$


The synchronization voltage can be supplied by a transformer with or without a center tap and preferably provided with an electrostatic screen between the primary and the synchronization winding to avoid capacitive zero shift.
When a transformer with a centertap is used the outputs of the transformer have to be connected to the terminals $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$, whereas the center tap is connected to terminal 0 .
When a transformer without a center tap is used the outputs of the transformer have to be connected to the terminals $S_{1}$ and $S_{2}$. Furthermore two diodes OA200 or an equivalent type, have to be connected with the cathode to the terminals $S_{1}$ and $S_{2}$, whereas the anodes of these diodes have to be connected to terminal 0 .

Synchronization frequency range $\quad 15$ to 10000 Hz
When the terminals 2 and 3 are interconnected the unit can be used at a synchronization frequency of 50 Hz .
For frequencies higher or lower than 50 Hz the terminals 2 and 3 have to be left disconnected and an external capacitor has to be connected between the terminals 2 and 0. Capacitance as a function of the frequency: $\mathrm{C}=\frac{11}{\mathrm{f}} \mu \mathrm{F}$

## CONTROL FACILITIES

Linear conduction angle control
The conduction angle is proportional to the control voltage. The terminals 5, 15 and 16 have to be interconnected. The terminals 15 and 16 can also be interconnected by means of an adjustable resistor, in case of multi-phase operation.
The conduction angle can be controlled by a voltage level on the control input (terminal C).
When the control voltage is derived by a potentiometer from the d.c. voltage which supplies the conduction angle determining part of the circuit (terminal 16) the variations of the conduction angle, caused by supply voltage variations, are greatly reduced.

## Cosinusoidal control of the conduction angle

The course of the conduction angle $(\varphi)$ as a function of the control voltage $\left(\mathrm{V}_{\mathrm{C}}\right)$ is given in the formula:
$\varphi=\arccos \left(1-a V_{C}\right)$, in which
$\mathrm{a}=\operatorname{approx} \cdot \frac{11}{\mathrm{~V}_{\mathrm{S}_{\mathrm{rms}}}}$
At a constant value of the control voltage the variations of the average voltage across the thyristor load, caused by the mains voltage variations, can be greatly reduced as follows.
The conduction angle determining part of the circuit has to be supplied by a fullwave rectified voltage (proportional to the mains voltage) and by a smoothed voltage derived from the mentioned voltage.
Therefore the terminals 14 and 5 have to be interconnected and the terminals 17 and 18 have to be interconnected directly or by means of an adjustable resistor (multi-phase operation). Furthermore an electrolytic capacitor of $100 \mu \mathrm{~F}, 40 \mathrm{~V}$ has to be connected between terminals 18 and 10 .

## ADJUSTMENT

## 1. Single-phase operation

To obtain a conduction angle of $0^{\circ}$ at a control voltage of 0 V , a resistor has to be connected between terminals 1 and 4 . For determining its value the following procedure has to be done.
Connect an adjustable resistor with a control range up to $47 \mathrm{k} \Omega$ between the terminals 1 and 4 , a resistor of $1 \mathrm{k} \Omega$ between the terminals $Q$ and $P$ and a d.c. voltmeter between the terminals Q and 0 . The control input terminal C has to be connected to terminal 0 . Furthermore the necessary interconnections for linear or cosinusoidal control have to be made. Apply the synchronization and d.c. supply voltages.

The output voltage will be about 0 V when the adjustable resistor has its maximum value. This resistor has to be decreased until the moment the output voltage starts to increase. The conduction angle is now close to $0^{\circ}$ at a control voltage of 0 V .
The unit is ready for use after the resistor of $1 \mathrm{k} \Omega$ and the voltmeter are removed.

Note - After the resistance value has been determined the variable resistor may be replaced by a fixed resistor of the same value as the inherent stability is such that no readjustment will be required.
Typical value of the resistor for linear control: $10 \mathrm{k} \Omega$, for cosinusoidal control: $33 \mathrm{k} \Omega$.
2. Multi-phase operation

To obtain equal conduction angles of two or more PSM's at a common control voltage within the whole control range the following has to be done.
a. Linear control

Interconnect the terminals 5, 15 and 16 . Apply the d.c. supply voltages; the synchronization voltage is not applied. Measure the voltage on terminal 2. This voltage should be equal for all PSM's. If there is a difference between the voltages on terminals 2 a resistor has to be inserted between the terminals 17 and 18 of the unit with the highest voltage on terminal 2 . The value of this resistor is approximately $1 \Omega$ per mV voltage difference. For further adjustment, see 2c.
b. Cosinusoidal control

Connect terminal 5 to 15 and terminal 17 to 18 . Apply the d.c. supply voltages to the terminals P and N and a d.c. voltage of 30 V to terminal 18 ; the synchronization voltage is not applied. The same measurements have to be done as for linear control.
If there is a difference between the voltages on terminal 2 of two PSM's a resistor has to be inserted between the terminals 17 and 18 of the unit with the highest voltage on terminal 2 . The value of this resistor is approximately $3 \Omega$ per mV voltage difference. For further adjustment, see 2 c .
c. With the adjustments described in 2 a and 2 b the conduction angles of the units will be equal at high values of the control voltage ( $>4 \mathrm{~V}$ ). To obtain equal conduction angles at low values of the control voltage the following has to be done.
The units have to be connected for the desired mode of operation. Adjust one unit so that a conduction angle of $0^{\circ}$ at a control voltage of 0 V is obtained (see 1).
Apply a control voltage of 1 V to all units. Connect a d.c. voltmeter between output Q of the unit which has been adjusted and output Q of the unit to be adjusted. These outputs have to be connected via a resistor of $1 \mathrm{k} \Omega$ to terminal P. Vary the value of the resistor between the terminals 1 and 4 of the unit to be adjusted, until minimum reading on the voltmeter has been obtained. Now the conduction angles of both units will be equal within the whole control range.

## STICKERS

These are drawing symbols of 40 -Series circuit blocks printed on self-adhesive, transparent material on which one can write. They can be used for fast preparation of system drawings.
The stickers are available in sheets, each containing the arrangement of drawing symbols shown below. Each sticker can be separately detached from the sheet, without cutting. Catalogue number for 50 sheets: 432202671951.


# COUNTER MODULES <br> 50-SERIES 

## INTRODUCTION


indicator module

front façade

auxiliary module

thumbwheel
switch

RZ 24173

The 50-Series contains uni-directional and bi-directional decade counters with direct display and a number of auxiliary modules offering a complete range of building modules for industrial automation and control.
The use of silicon semiconductors, including silicon-controlled switches (SCS), ensures reliable operation over a wide temperature range.
The simple rules regarding electrical interconnections, mounting accessories and interwiring of the compact self-contained cases, make the 50-Series ideal for immediate installation and assembly in a large variety of applications. Preset programmed control with the aid of compatible preset switches and input/output devices offer excellent possibilities for:

- industrial batch counting
- automatic winding machines
- sequential control and timing
- numerical control systems
- automatic weighing and dosing
- speed control, etc.


## MODULES

The 50-Series comprises the following modules:

| type | description | catalogue number |
| :---: | :---: | :---: |
| NIC50 | Uni-directional decade counter with decimal outputs and direct display. The use of silicon controlled switches allows for direct drive of the numerical indicator tube. | 272200703001 |
| RIC50 | Bi-directional decade counter with decimal outputs and direct display. The use of silicon controlled switches allows for direct drive of the numerical indicator tube. | 272200704001 |
| MID50 | Integral buffer memory with direct display. Accepts decimal information from NIC50 and RIC50. | 272200705001 |
| SID50 | + and - sign indicator driver with direct dis play. | 272200706001 |
| SU50 | 10 position thumbwheel switch for preset counting (type 10PLC). | 431102782321 |
| 3.NOR50 | Buffer adaptation stage and double NOR for sequential and combinational logic operations. The latter can be cross connected to form a d.c. memory function. | 272200700001 |
| 4.NOR5I | Quadruple NOR for sequential and/or combinational logic operations. Two d.c. memory functions can be made from the four NOR's. | 272200700011 |
| PSR50 | Pulse shaper combined with an automatic/ manual reset unit. | 272200701001 |
| LRD50 | $300 \mathrm{~mA}, 30 \mathrm{~V}$ output stage for lamp and relay drive. | 272200702001 |
| PDU50A and | Printer drive units | 272200708001 |
| PDU50B |  | 272200708011 |

For detailed electrical information on the above-mentioned modules, see the relevant data sheets; for data on the SU50, see the data sheets of thumbwheel switches 4311027 8.... .
For detailed application information the Application Book "Design with 50-series modules", print number 939926306001 , should be consulted.


## MOUNTING ACCESSORIES

Front façades for indicator modules (NIC50, RIC50, MID50 and SID50)
Front façades are available for one up to and including six indicator modules. They are provided with a coloured polarised screen.

| type | number of <br> indicator modules | catalogue number |
| :---: | :---: | :---: |
| FIC 1 | 1 | 432202670340 |
| FIC 2 | 2 | 70350 |
| FIC 3 | 3 | 70360 |
| FIC 4 | 4 | 70370 |
| FIC 5 | 5 | 70380 |
| FIC 6 | 6 | 70390 |

Mounting façades for thumbwheel switches (SU50)
Mounting façades, giving facilities for mounting one up to and including six switches, are available.

| type | number of <br> switches | catalogue number |
| :---: | :---: | :---: |
| FMF 1 | 1 | 431102780598 |
| FMF 2 | 2 | 80608 |
| FMF 3 | 3 | 80618 |
| FMF 4 | 4 | 80628 |
| FMF 5 | 5 | 80638 |
| FMF 6 | 6 | 80648 |

Mounting aids for auxiliary modules (3.NOR50, 4.NOR51, PSR50, LRD50, PDU50A, PDU50B and DCD50)

Mounting bar, catalogue number 432202670170
Self tapping screws ( 2 pieces), $4 N x^{\frac{1}{4}}{ }^{\prime \prime}$, catalogue number 252216301005
Washer (M3), catalogue number 252260016016

## CONSTRUCTION

The various functions are housed in plastic cases, of which the dimensions and terminal locations are shown below.
Each module is provided with pins for soldering and wire-wrapping.

## DIMENSIONS

The dimensions in the figures are given in mm; for inch values see the tables.
Indicator modules (NIC50, RIC50, MID50 and SID50)


| mm | inches |
| :--- | :---: |
| 3 | 0.118 |
| 3.81 | 0.150 |
| 4 | 0.158 |
| 9 | 0.354 |
| 12 | 0.472 |
| 18 | 0.708 |
| 25.2 | 0.992 |
| 54 | 2.126 |


| mm | inches |
| :--- | :---: |
| 60 | 2.362 |
| 63 | 2.480 |
| 67.7 | 2.665 |
| 78 | 3.070 |
| 89 | 3.504 |

54
2.126

For detailed information on wire-wrapping, see the Application Book "Design with 50-Series modules, print number 939926306001.

Thumbwheel switch (SU50)


| mm | inches |
| :--- | :--- |
| 2 | 0.078 |
| 3 | 0.118 |
| 3.81 | 0.150 |
| $5.5^{-0}$ | 0.216 |
| $12.7_{-0.1}$ | $0.5_{-0}^{-0}$ |
|  |  |


| mm | inches |
| :--- | :--- |
| $46.5_{-0}^{-0}$ | $1.831_{-0}^{-0}$ |
| $47.5^{-0.02}$ |  |
| 52.5 | $1.870^{-5}$ |
| $56 \pm 0.15$ | 2.067 |
| 65 | $2.205 \pm 0.006$ |
| 70.9 | 2.559 |
|  | 2.791 |

Auxiliary modules (3.NOR50,4.NOR51, PSR50, LRD50, PDU50A, PDU50B and DCD50)


Façades


| mm | inches |
| ---: | :---: |
| 1 | 0.039 |
| 24 | 0.945 |
| 31 | 1.220 |
| 66 | 2.598 |


| number <br> of modules | $\begin{gathered} \hline \text { indicator modules } \\ \hline \text { width } \mathrm{B}_{2} \end{gathered}$ |  | thumbwheel switches width $\mathrm{B}_{1}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | mm | inches |  |  |
| 1 | 35.4 | 1.394 | 24 | 0.945 |
| 2 | 60.8 | 2.394 | 36.7 | 1.445 |
| 3 | 86.2 | 3.394 | 49.4 | 1.945 |
| 4 | 111.6 | 4.394 | 62.1 | 2.445 |
| 5 | 137.0 | 5.394 | 74.8 | 2.945 |
| 6 | 162.4 | 6.394 | 87.5 | 3.445 |

## MOUNTING

Indicator modules (NIC50, RIC50, MID50 and SID50)


The module is fixed to a mounting panel by means of two screws. The maximum thickness of the mounting panel is $4 \mathrm{~mm}(0.157 \mathrm{inch})$. The aperture in the mounting panel is proportional to the number of indicator modules (see table below). The front façades clip in to the indicator modules.


| number <br> of modules | width A |  |
| :---: | ---: | :---: |
|  | mm | inches |
| 1 | $25.4+0.5$ | $1+0.02$ |
| 2 | $50.8+0.5$ | $2+0.02$ |
| 3 | $76.2+0.5$ | $3+0.02$ |
| 4 | $101.6+0.5$ | $4+0.02$ |
| 5 | $127.0+0.5$ | $5+0.02$ |
| 6 | $152.4+0.5$ | $6+0.02$ |

$\left(60_{0}^{+0.3} \mathrm{~mm}=2.362_{0}^{+0.012}\right.$ inch $)$

Thumbwheel switches (SU50)


The switches can be mounted in panels with a thickness up to 4 mm by means of mounting façades and the screws and washers supplied. When the panel thickness is less than 4 mm ( 0.157 inch), additional washers must be used between the panel and the switch.

The dimensions of the necessary apertures in the mounting panel are given in the drawing below; the outline of the mounting façade is indicated by a dash line.


| mm | inches |
| :--- | :--- |
| $5.5_{-0}^{-0}$ | $0.216_{-0}^{-0}$ |
| 9 | $0.354_{-0.04}$ |
| 12.7 | 0.5 |
| 24 | 0.945 |
| 29 | 1.142 |
| 47 | 1.851 |
| $56 \pm 0.15$ | $2.205 \pm 0.004$ |
| $65.7 \pm 0.2$ | $2.587 \pm 0.008$ |

[^41]Auxiliary modules (3.NOR50, 4.NOR51, PSR50, LRD50, PDU50A, PDU50B and DCD50) Auxiliary modules are to be fixed to a mounting panel with the aid of two metal bars (available in standard length of 21 positions).
The fixation of each module to the metal bar is done with two self tapping screws ( $4 \mathrm{~N} \times \frac{1}{4}$ inch).


| mm | inches |
| :--- | :--- |
| $2.4 \pm 0.1$ | $0.094 \pm 0.004$ |
| 6.35 | 0.25 |
| $12 \pm 0.2$ | $0.472 \pm 0.008$ |
| 12.7 | 0.5 |
| 19 | 0.748 |
| $56 \pm 0.1$ | $2.205 \pm 0.004$ |




## CHARACTERISTICS

## Ambient temperature range

Operating: -25 to $+70^{\circ} \mathrm{C}$
-10 to $+70^{\circ} \mathrm{C}$, for DCD50 at $\mathrm{V}_{\mathrm{P}}=+24 \mathrm{~V} \mathrm{dc} \pm 25 \%$
Storage : -40 to $+85{ }^{\circ} \mathrm{C}$
Counting rate
Uni-directional: max. 50 kHz
Bi-directional : max. 12 kHz
Supply voltage
Logic supply: single rail, $+24 \mathrm{~V}_{\mathrm{dc}} \pm 10 \%$ 1)
Tube supply : high voltage, $+250 \mathrm{~V} \pm 18 \%$
Fan out
Decade counter: the counter units can be loaded with 6 different programmes.
NOR gate : each output may be loaded with the inputs of six other NOR's. The NOR50 and NOR5l are fully compatible with NOR units of the 60 -Series.

1) Note that output units may be operated from a supply voltage of $+24 \mathrm{~V}_{\mathrm{dc}}, \pm 25 \%$.

## TEST SPECIFICATIONS

All modules of the 50 -Series are designed to meet the tests below. Before and during manufacture samples of modules are regularly subjected to these tests.

1. Shock test according to method 202B of MIL-STD-202C, 3 blows 50 g in 3 perpendicular directions.
2. Vibration test according to method 201A of MIL'-STD-202C.

Frequency $10-55 \mathrm{~Hz}$, amplitude 0.76 mm max., cycle time $1 \mathrm{~min}, 2$ hours in 3 perpendicular directions.
3. Temperature-cycling test according to method 102A of MIL-STD-202; 5 cycles from -40 to $+100^{\circ} \mathrm{C}$.
4. Long-term humidity test according to I.E.C.68, test C. Duration 21 days at $40^{\circ} \mathrm{C}$ and R.H. $=90-95 \%$.
5. Solderability according to method 210 of MIL-STD-202.

## LOADING TABLE

## NOTES

By expressing the input requirements and output capabilities of most modules in "DRIVE UNITS (D.U)", system design is greatly simplified.
Moreover input requirements of all modules are additive.

* ) Also suitable for driving $2 \times \mathrm{C}_{\mathrm{F}} / \mathrm{C}_{\mathrm{R}}$ of RIC50.
**) Two inputs in parallel or one input always floating.

| type | function | input |  | output |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | terminal | required | terminal | available |
| NIC50 | Uni-directional direct display counter | R | To be driven from $\mathrm{Q}_{\mathrm{R}}$ of PSR50 | $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ | To drive $6 \times$ buffer NOR's + $1 \times \mathrm{T}-\mathrm{NIC50}+\mathrm{I}_{0}-\mathrm{I}_{9}$ of 6 x MID50 + PDU50 |
|  |  | T | To be driven from $\mathrm{Q}_{\mathrm{T}}$ of PSR50 or $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ of NIC50 |  |  |
| RIC50 | Bi-directional direct display counter | R | To be driven from $\mathrm{Q}_{\mathrm{R}}$ of PSR50 | $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ | To drive $6 \times$ buffer NOR's + $1 \times$ T-RIC50 $+\mathrm{I}_{0}-\mathrm{I}_{9}$ of 6 x MID50 + PDU50 |
|  |  | $\mathrm{T}_{\mathrm{F}} / \mathrm{T}_{\mathrm{R}}$ | To be driven from $\mathrm{Q}_{\mathrm{T}}$ of PSR50 or $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ of RIC50 |  |  |
|  |  | $\mathrm{C}_{\mathrm{F}} / \mathrm{C}_{\mathrm{R}}$ | To be driven from Q of LRD50 or Q of NOR50/51 |  |  |
| MID50 | Buffer memory with direct display | $\mathrm{I}_{0}-\mathrm{I} 9$ | To be driven from $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ of NIC50, RIC50 or MID50 | $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ | To drive decimal input of PDU50 $+\mathrm{I}_{0}-\mathrm{I}_{9}$ of $3 \times$ MID50 |
|  |  | $\mathrm{T}_{\mathrm{C}}$ | To be driven from $\mathrm{Q}_{\mathrm{R}}$ or $\mathrm{Q}_{\mathrm{T}}$ of PSR50 |  |  |
| SID50 | Driver plus and minus indicator tube | $\begin{aligned} & + \text { and - } \\ & \text { character } \end{aligned}$ | 1 D.U. | none | Not applicable |
| 3.NOR50 | 6 Input buffer NOR |  | To be driven from $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ of NIC50 or RIC50 |  | $2 \mathrm{D} . \mathrm{U}$. |
|  | Dual 4 input NOR | $\mathrm{G}_{7}-\mathrm{G}_{14}$ | 1 D.U. | $\mathrm{Q}_{2} / \mathrm{Q}_{3}$ | 6 D.U.*) |
| 4.NOR51 | Quadruple 4 input NOR | $\mathrm{G}_{1}-\mathrm{G}_{16}$ | 1 D.U. | $\mathrm{Q}_{1}-\mathrm{Q}_{4}$ | 6 D.U.*) |


| type | function | input |  | output |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | terminal | required | terminal | available |
| PSR 50 | Pulse shaper | $\begin{aligned} & \mathrm{B}(\text { via } \mathrm{R}= \\ & 39 \mathrm{k} \Omega) \end{aligned}$ | 2D.U. | $\mathrm{Q}_{\mathrm{T}}$ | $\begin{aligned} & 2 \times\left(\mathrm{T}_{\mathrm{R}}+\mathrm{T}_{\mathrm{F}}\right)-\text { RIC50 }+2 \mathrm{D} . \mathrm{U} . \\ & \text { or } 4 \times \mathrm{T} \text {. } \mathrm{CIC50}+2 \mathrm{D} . \mathrm{U} . \text { or } \\ & 6 \times \mathrm{T}_{\mathrm{C}} \text {-MID50 } \end{aligned}$ |
|  | Reset | $\mathrm{T}$ | I D.U. | $\mathrm{Q}_{\mathrm{R}}$ | $\begin{aligned} & 6 \times \mathrm{R} \text {-NIC50/RIC50 or } \\ & 6 \times \mathrm{T}_{\mathrm{C}} \text {-MID50 } \end{aligned}$ |
|  |  | G | 1 D.U. | QL | $4 \mathrm{D} . \mathrm{U}$. |
| LRD50 | Lamp/relay driver | $\mathrm{G}_{1}-\mathrm{G}_{3}$ | 1 D.U. | Q | $300 \mathrm{~mA}, 30 \mathrm{~V}$ (abs.max.) or $6 \times \mathrm{C}_{\mathrm{F}} / \mathrm{C}_{\mathrm{R}}$-RIC50 |
| PDU50A | Printer drive unit | $\mathrm{I}_{0}-\mathrm{I}_{9}$ L | To be driven from $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ of NIC50, RIC50 or MID50 <br> To be driven from $\mathrm{L}_{1}-\mathrm{L}_{3}$ of PDU50B | $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ | 2 D.U. |
| PDU50B | Printer drive unit | $\mathrm{s}_{1}-\mathrm{S}_{3}$ | To be driven from: <br> $-\mathrm{Q}_{\mathrm{T}}$ of PSR50 or <br> -NOR unit**) <br> To be driven from: <br> $-\mathrm{Q}_{0}-\mathrm{Q}_{9}$ of NIC50 or RIC50 <br> -DCD50 <br> -NOR unit**) | $L_{1}-L_{3}$ | To drive input L of PDU50A |
| DCD50 | Decade counter and divider | $\begin{gathered} \mathrm{T}_{\mathrm{A}} / \mathrm{T}_{\mathrm{C}} / \mathrm{T}_{\mathrm{D}} \\ \mathrm{~T}_{\mathrm{B}_{1}} / \mathrm{T}_{\mathrm{B}_{2}} \\ \mathrm{C}_{\mathrm{S}} \end{gathered}$ | $\begin{aligned} & 0 \text { D.U. } \\ & \text { 1 D.U. } \\ & \text { 1.5 D.U. } \\ & 6 \text { D.U. } \end{aligned}$ |  | $\left\{\begin{array}{l} 6 \text { D.U. }+1 \times \text { T-DCD50 or } \\ 4 \text { D.U. }+1 \times \text { B-PSR50 } \end{array}\right.$ <br> see data sheet |

Survey of terminal location

| terminals | indicator modules (Fig.A) |  |  |  | auxiliary modules (Fig.B) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | NIC50 | RIC50 | MID50 | SID50 | 3.NOR50 | 4.NOR51 | PSR50 | LRD50 | PDU50A | PDU50B | DCD50 |
| HV | $\mathrm{V}_{\mathrm{p} 3}$ | $\mathrm{V}_{\mathrm{p} 3}$ | $\mathrm{v}_{\mathrm{p} 3}$ | $\mathrm{V}_{\mathrm{p} 3}$ | not provided | not provided | not provided | not provided | not provided | not provided | not provided |
| A | not provided | not provided | LS | X | not provided | not provided | not provided | not provided | not provided | not provided | not provided |
| B | not provided | not provided | $\mathrm{T}_{\mathrm{C}}$ | Y | not provided | not provided | not provided | not provided | not provided | not provided | not provided |
| C | not provided | not provided | $\mathrm{I}_{0}$ | Z | not provided | not provided | not provided | not provided | not provided | not provided | not provided |
| 1 | $\mathrm{V}_{\mathrm{p}}$ | $\mathrm{v}_{\mathrm{p}_{1}}$ | $\mathrm{v}_{\mathrm{p} 1}$ | $\mathrm{v}_{\mathrm{p} 1}$ | $\mathrm{V}_{\mathrm{pl}}$ | $\mathrm{V}_{\mathrm{p}_{1}}$ | $\mathrm{V}_{\mathrm{p} 1}$ | not provided | $\mathrm{I}_{1}$ | $\mathrm{V}_{\mathrm{pl}}$ | $\mathrm{v}_{\mathrm{p} 1}$ |
| 2 |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{I}_{2}$ | , | 0 |
| 3 | not provided | CF | $\mathrm{I}_{1}$ | not provided | G1 | G1 | $\mathrm{Q}_{\mathrm{R}}$ | $\mathrm{V}_{\mathrm{p} 2}$ | I3 | $\mathrm{K}_{1}$ | $\bar{Q}_{D}$ |
| 4 | not provided | $\mathrm{Cr}_{\mathrm{R}}$ | $\mathrm{I}_{2}$ | not provided | $\mathrm{G}_{2}$ | $\mathrm{G}_{2}$ | $\mathrm{Q}_{\mathrm{L}}$ | not provided | I4 | $\mathrm{K}_{2}$ | QD |
| 5 | F | F | $\mathrm{I}_{3}$ | not provided | G3 | G3 | $\mathrm{Q}_{\mathrm{T}}$ | Q | $\mathrm{I}_{5}$ | $\mathrm{L}_{1}$ | QC |
| 6 | not provided | not provided | $\mathrm{I}_{4}$ | + | $\mathrm{G}_{4}$ | Q2 | i.c. | not provided | L | $\mathrm{L}_{2}$ | $\bar{Q}_{\text {C }}$ |
| 7 | Q5 | Q5 | Q5 | - | $\mathrm{G}_{5}$ | Q1 | B | not provided | $\mathrm{Q}_{1}$ | $\mathrm{L}_{3}$ | $\mathrm{T}_{\mathrm{D}_{2}}$ |
| 8 | Q4 | Q4 | Q4 | not provided | $\mathrm{G}_{6}$ | $\mathrm{G}_{5}$ | Z | $\mathrm{G}_{1}$ | $\mathrm{Q}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{T}_{1}$ |
| 9 | Q3 | Q3 | Q3 | not provided | $\mathrm{D}_{1}$ | $\mathrm{G}_{6}$ | A | $\mathrm{G}_{2}$ | $\mathrm{Q}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{T}_{\mathrm{C}}$ |
| 10 | Q2 | Q2 | Q2 | not provided | $\mathrm{D}_{2}$ | $\mathrm{G}_{7}$ | G | $\mathrm{G}_{3}$ | Q4 | $\mathrm{S}_{3}$ | $\mathrm{S}_{\mathrm{C}}$ |
| 11 | Q1 | Q1 | $\mathrm{Q}_{1}$ | not provided | $\mathrm{Q}_{1}$ | $\mathrm{G}_{8}$ | T | not provided | $\mathrm{Q}_{5}$ | C | $S_{\text {D }}$ |
| 12 | not provided | not provided | $\mathrm{I}_{9}$ | - | $\mathrm{G}_{7}$ | $\mathrm{G}_{9}$ | not provided | not provided | Q6 | not provided | $\mathrm{S}_{\mathrm{B}}$ |
| 13 | not provided | not provided | $\mathrm{I}_{8}$ | not provided | $\mathrm{G}_{8}$ | $\mathrm{G}_{10}$ | not provided | not provided | Q7 | not provided | $\mathrm{Q}_{\mathrm{B}}$ |
| 14 | R | R | 17 | not provided | G9 | $\mathrm{G}_{11}$ | not provided | not provided | Q8 | not provided | $\overline{\mathrm{Q}}_{\mathrm{B}}$ |
| 15 | not provided | $\mathrm{T}_{\mathrm{R}}$ | $\mathrm{I}_{6}$ | not provided | $\mathrm{G}_{10}$ | $\mathrm{G}_{12}$ | not provided | not provided | Q9 | not provided | $\mathrm{S}_{\text {A }}$ |
| 16 | T | $\mathrm{T}_{\mathrm{F}}$ | $\mathrm{I}_{5}$ | not provided | Q3 | Q4 | not provided | not provided | $\mathrm{Q}_{0}$ | not provided | $\mathrm{Q}_{\mathrm{A}}$ |
| 17 | DP | DP | DP | not provided | Q2 | Q3 | not provided | not provided | L | not provided | $\mathrm{Q}_{\text {A }}$ |
| 18 | Q6 | Q6 | Q6 | not provided | $\mathrm{G}_{11}$ | $\mathrm{G}_{13}$ | not provided | not provided | $\mathrm{I}_{6}$ | not provided | $\mathrm{T}_{\mathrm{B}}$ |
| 19 | Q7 | Q7 | Q7 | not provided | $\mathrm{G}_{12}$ | $\mathrm{G}_{14}$ | not provided | not provided | 17 | not provided | $\mathrm{T}_{\mathrm{B}}$ |
| 20 | Q8 | $\mathrm{Q}_{8}$ | Q8 | not provided | $\mathrm{G}_{13}$ | $\mathrm{G}_{15}$ | not provided | not provided | 18 | not provided | K |
| 21 | Q9 | Q9 | Q9 | not provided | $\mathrm{G}_{14}$ | $\mathrm{G}_{16}$ | not provided | not provided | $\mathrm{I}_{9}$ | not provided | $\mathrm{T}_{\text {A }}$ |
| 22 | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{0}$ | not provided | $\mathrm{R}_{1}$ | $\mathrm{G}_{4}$ | not provided | not provided | $\mathrm{I}_{0}$ | not provided | $\mathrm{C}_{\mathrm{S}}$ |

## NUMERICAL INDICATOR COUNTER



RZ 23932-3

Function
Uni-directional decade counter with direct numerical display for preset programmed control systems. Maximum counting rate: 50 kHz .

## DESCRIPTION

The NIC50 is a uni-directional decade counter coupled to the numerical indicator tube ZM1000, assembled in one plastic case. The ZM1000 is mounted at the front of the case, the input and output terminals are found at the rear.
Ten decimal outputs enable connection to other units for active counting operations. There is also a terminal for display of the decimal point in the ZM1000 at the left of any numeral.
Use is made of silicon controlled switches featuring a direct drive of the ZM1000. Carry pulses to trigger a succeeding counter NIC50 are obtained from output Q0 (terminal 22) at the nine to zero transition.
The trigger (counting) pulse and the reset pulse are delivered by the pulse shaper/reset unit PSR50.
Filtering of the high voltage from transients can be obtained by connecting a capacitor of approximately $0.1 \mu \mathrm{~F}$ between terminaı F and the central earth point.


Drawing symbol

CIRCUIT DATA


Terminal location

$9=\mathrm{Q}_{3}=$ decimal output 3
$10=\mathrm{Q}_{2}=$ decimal output 2
$11=\mathrm{Q}_{1}=$ decimal output 1
$12=$ not provided
$13=$ not provided
$14=\mathrm{R}=$ reset input
$15=$ not provided
$16=\mathrm{T}=$ counting trigger input
$17=\mathrm{DP}=$ input decimal point
$18=\mathrm{Q}_{6}=$ decimal output 6
$19=$ Q7 $=$ decimal output 7
$20=\mathrm{Q}_{8}=$ decimal output 8
$21=\mathrm{Q}_{9}=$ decimal output 9
$22=\mathrm{Q}_{0}=$ decimal output 0

Power supply
Tube supply
Logic supply

| voltage <br> $+250 \mathrm{~V} \pm 18 \%$ | $\frac{\text { current }}{3 \mathrm{~mA}}$ |
| ---: | ---: |
| $+24 \mathrm{~V} \pm 10 \%$ | 12 mA |

current 3 mA

12 mA

## INPUT DATA

Trigger (counting) input T (terminal 16)
This input is to be driven by a negative going pulse, delivered by output $\mathrm{Q}_{\mathrm{T}}$ of the unit PSR50, or by a preceding counter unit.

Voltage
Required direct current
Required transient charge
when $\mathrm{V}_{\mathrm{T}}$ changes from $0.8 \mathrm{~V}_{\mathrm{P}_{1}}$
to 5 V in $1 \mu \mathrm{~s}$

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{T}}=\text { from } 0.8 \mathrm{~V}_{\mathrm{P}_{1}} \text { to } 5 \mathrm{~V} \\
& -\mathrm{I}_{\mathrm{T}}=\max \cdot 1.5 \mathrm{~mA}\left(\text { at } \mathrm{V}_{\mathrm{T}}=5 \mathrm{~V}\right)
\end{aligned}
$$

$$
-\mathrm{QT}_{\mathrm{T}}=\max \cdot 6.3 \mathrm{nC}
$$

## Time data



Fall time
Pulse duration
Recovery time

$$
\begin{aligned}
& { }^{\mathrm{t}_{\mathrm{f}}}=\max \cdot \quad 1 \mu \mathrm{~s} \\
& { }^{{ }_{\mathrm{p}}}= \\
& { }_{\mathrm{p}}=\min \cdot \quad 4 \mu \mathrm{~s} \\
& \mathrm{t}_{\mathrm{rec}}
\end{aligned}=\max \cdot \quad 10 \mu \mathrm{~s} .
$$

## Reset input R (terminal 14)

This input is to be driven by a LOW voltage level, delivered by output $\mathrm{Q}_{\mathrm{R}}$ of the unit PSR50.

Required voltage
Required direct current
Time data


Input pulse duration
Recovery time
Trailing edge
$\mathrm{t}_{\mathrm{R}}=\min . \quad 15 \mu \mathrm{~s}$
$\mathrm{t}_{\mathrm{rec}}=\max .50 \mu \mathrm{~s}$
$\mathrm{t}_{\mathrm{r}} \quad=\max .1 .2 \mu \mathrm{~s}$

Decimal point input DP (terminal 17)
This input is to be driven by a LOW voltage level with the following requirements:
Decimal point ON
Voltage
Direct current

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{DP}}=\max \cdot 0.5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{DP}}=165 \mu \mathrm{~A}(\text { typical })
\end{aligned}
$$

## Decimal point OFF

Voltage
$\mathrm{V}_{\mathrm{DP}}=\min .50 \mathrm{~V}$ or terminal 17 floating

## OUTPUT DATA

The digits 0-9 are available at the output terminals $Q_{0}-Q_{9}$.
These outputs are primarily intended to drive the buffer NOR in the unit 3.NOR50, in most cases via the 10 position preset switch SU50 as indicated below.


Each Q-output can be loaded with 6 buffer NOR's of the 3 .NOR50 units simultaneously in excess of the carry pulse for the succeeding NIC50 counter. This means that 6 preset programmes can be applied as a maximum.

Output voltage LOW (SCS conducting)

## Voltage

Available direct current

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{Q}}=\max \cdot \quad 5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{Q}}=\max \cdot 1.5 \mathrm{~mA}
\end{aligned}
$$

Available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $0.8 \mathrm{~V}_{\mathrm{P}_{1}}$ to 5 V in $1 \mu \mathrm{~s}$

$$
\mathrm{Q}_{\mathrm{Q}}=\max \cdot 9.5 \mathrm{nC}
$$

Output voltage HIGH (SCS non conducting)

Voltage
Available direct current
Wiring capacitance

$$
\begin{aligned}
\mathrm{V}_{\mathrm{Q}} & =0.8 \mathrm{~V}_{\mathrm{P}_{1}} \text { to } \mathrm{V}_{P_{1}} \\
-\mathrm{I}_{\mathrm{Q}} & =\max \cdot 0.32 \mathrm{~mA} \\
\mathrm{C}_{\mathrm{W}} & =\max . \quad 200 \mathrm{pF}
\end{aligned}
$$

## Time data

Delay between trigger input and positive going output $\mathrm{t}_{\mathrm{d}_{1}}=\max .3 \mu \mathrm{~s}$
Delay between trigger input and negative going output $\mathrm{t}_{\mathrm{d}_{2}}=\max .4 \mu \mathrm{~s}$

## 10 position preset switch

In the 50 -Series for preset programmed counting, use is made of the 10 position thumbwheel switch SU50, which is identical to the existing type 10P1C, catalogue number 431102782321.


SU50
7252447
Drawing symbol


Terminal location

$$
\begin{aligned}
& 12=\text { input } 0 \\
& 13=\text { input } 9 \\
& 14=\text { input } 8 \\
& 15=\text { input } 7 \\
& 16=\text { input } 6 \\
& 17=\text { output }(\text { pole }) \\
& 18=\text { input } 5 \\
& 19=\text { input } 4 \\
& 20=\text { input } 3 \\
& 21=\text { input } 2 \\
& 22=\text { input } 1
\end{aligned}
$$

The ten input terminals 0-9 have to be connected directly to the ten decimal output terminals $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ of the decade counter NIC50.
The output terminal 17 has to be connected to one of the inputs of the buffer NOR in the unit 3 . NOR50.

Note - For more specific data of the thumbwheel switch 10P1C, see data sheets of thumbwheel switches 4311027 8.... .

## REVERSIBLE INDICATOR COUNTER



RZ 23932-3

Function
Bi-directional decade counter with direct numerical display for preset programmed control systems.
Maximum counting rate: 12 kHz .

## DESCRIPTION

The RIC50 is a bi-directional decade counter coupled to the numerical indicator tube ZM1000, assembled in one plastic case. The ZM1000 is mounted at the front of the case, the input and output terminals are found at the rear.
Ten decimal outputs enable connection to other units for active counting operations. There is also a terminal for display of the decimal point in the ZM1000 at the left of any numeral.
Use is made of silicon controlled switches featuring a direct drive of the ZM1000. The trigger (counting) pulses and the reset pulse are delivered by the pulse shaper/ reset unit PSR50.
Filtering of the high voltage from transients can be obtained by connecting a capacitor of approximately $0.1 \mu \mathrm{~F}$ between terminal F and the central earth point.


Drawing symbol

CIRCUIT DATA


Terminal location
$\mathrm{HV}=\mathrm{V}_{\mathrm{p}_{3}}=+250 \mathrm{~V}$ supply for numerical indicator tube
$\mathrm{A}=$ not provided
$B=$ not provided
$\mathrm{C}=$ not provided
$1=\mathrm{V}_{\mathrm{p}_{1}}=+24 \mathrm{~V}$ supply
$2=0=$ common 0 V
$3=C_{F}=$ control forward direction
$4=C_{R}=$ control reverse direction
$5=\mathrm{F}=$ connection for filtering purposes
$6=$ not provided
$7=$ Q $_{5}=$ decimal output 5
$8=\mathrm{Q}_{4}=$ decimal output 4
$9=Q_{3}=$ decimal output 3
$10=\mathrm{Q}_{2}=$ decimal output 2
$11=\mathrm{Q}_{1}=$ decimal output 1
$12=$ not provided
13 = not provided
$14=\mathrm{R}=$ reset input
$15=\mathrm{T}_{\mathrm{R}}=$ trigger input reverse counting
$16=\mathrm{T}_{\mathrm{F}}=$ trigger input forward counting
17 = DP = input decimal point
$18=\mathrm{Q}_{6}=$ decimal output 6
$19=\mathrm{Q}_{7}=$ decimal output 7
$20=\mathrm{Q}_{8}=$ decimal output 8
$21=$ Q $_{9}=$ decimal output 9
$22=\mathrm{Q}_{0}=$ decimal output 0

Power supply

Tube supply
Logic supply

| $\frac{\text { voltage }}{}$ | $\frac{\text { current }}{3 \mathrm{~mA}}$ |
| :--- | ---: |
| $+250 \mathrm{~V} \pm 18 \%$ | 23 mA |

## INPUT DATA

## Counting conditions

The counting direction is determined by the voltage levels applied to $\mathrm{C}_{\mathrm{F}}$ (terminal 3) and $\mathrm{C}_{\mathrm{R}}$ (terminal 4).

Forward counting
$\begin{aligned} & \mathrm{V}_{\mathrm{CF}}=\max .1 .6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CR}}=0.95 \mathrm{~V}_{\mathrm{p}_{1}} \text { to } \mathrm{V}_{\mathrm{p}_{1}}\end{aligned} \quad \quad \mathrm{I}_{\mathrm{CF}}=\max .7 .5 \mathrm{~mA} \quad\left\{\begin{array}{l}\text { Each input to be driven by } \\ \text { LRD50 or NOR unit }\end{array}\right.$
Counting pulse from PSR50-QT to be applied to input $\mathrm{T}_{\mathrm{F}}$ (terminal 16).
Reverse counting
$\mathrm{V}_{\mathrm{CR}}=\max .1 .6 \mathrm{~V} \quad \mathrm{I}_{\mathrm{CR}}=\max .7 .5 \mathrm{~mA} \quad$ Each input to be driven by
$\mathrm{V}_{\mathrm{CF}}=0.95 \mathrm{~V}_{\mathrm{p}_{1}}$ to $\mathrm{V}_{\mathrm{p}_{1}}$ LRD50 or NOR unit

Counting pulse from PSR50- $\mathrm{Q}_{\mathrm{T}}$ to be applied to input $\mathrm{T}_{\mathrm{R}}$ (terminal 15).
Note - When both control inputs $\mathrm{C}_{\mathrm{F}}$ and $\mathrm{C}_{\mathrm{R}}$ are HIGH the RIC50 is blocked for counting pulses.

When two units RIC50 are operating in series the following interconnections have to be made (see figure below).
For forward counting: $\mathrm{Q}_{0}$ (terminal 22) of the preceding RIC50 has to be connected to $\mathrm{T}_{\mathrm{F}}$ (terminal 16) of the succeeding RIC50.
For reverse counting: Q9 (terminal 21) of the preceding RIC50 has to be connected to $\mathrm{T}_{\mathrm{R}}$ (terminal 15 ) of the succeeding RIC50.


When the levels of the control voltages at $\mathrm{C}_{\mathrm{F}}$ or $\mathrm{C}_{\mathrm{R}}$ are changed a recovery time $t_{\text {rec }}=\min .100 \mu \mathrm{~s}$ is to be observed.

## Trigger (counting) inputs T (terminals 16 and 15 )

These inputs are to be driven by the negative going pulse, delivered by output QT of the unit PSR50 or by the corresponding output $Q_{0}$ (forward) or $Q_{9}$ (reverse) of the preceding counting decade RIC50.
Triggering edge
Required direct current
Required transient charge when $\mathrm{V}_{\mathrm{T}}$ changes from $0.8 \mathrm{~V}_{\mathrm{p}}$

$$
\text { to } 5 \mathrm{~V} \text { in } 1 \mu \mathrm{~s} \quad \mathrm{QT}_{\mathrm{T}}=\max \cdot 6.3 \mathrm{nC}
$$

When two trigger inputs are interconnected the above IT and QT requirements have to be doubled.

## Time data



Fall time
Pulse duration
Recovery time
Time between two successive pulses

$$
\begin{aligned}
\mathrm{t}_{\mathrm{f}}= & \max \cdot \quad 1 \mu \mathrm{~s} \\
\mathrm{t}_{\mathrm{p}}= & \min \cdot \quad 4 \mu \mathrm{~s} \\
\mathrm{t}_{\mathrm{rec}}= & \min . \quad 15 \mu \mathrm{~s} \\
& \min . \quad 85 \mu \mathrm{~s}
\end{aligned}
$$

## Reset input R (terminal 14)

This input is to be driven by a LOW voltage level, delivered by output $\mathrm{Q}_{\mathrm{R}}$ of the unit PSR50.

Required voltage
Required direct current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{R}} & =\max \cdot 0.5 \mathrm{~V} \\
\mathrm{I}_{\mathrm{R}} & =\max \cdot 8.5 \mathrm{~mA}
\end{aligned}
$$

## Time data



Pulse duration
Recovery time
Trailing edge

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{R}}=\min . \quad 15 \mu \mathrm{~s} \\
& \mathrm{t}_{\mathrm{rec}}=\max . \quad 80 \mu \mathrm{~s} \\
& \mathrm{t}_{\mathrm{r}}=\max \cdot \quad 1.2 \mu \mathrm{~s}
\end{aligned}
$$

Decimal point input DP (terminal 17)
This input is to be driven by a LOW voltage level with the following requirements:
Decimal point ON

Voltage
Direct current
Decimal point OFF
Voltage

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{DP}}=\max \cdot \quad 0.5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{DP}}=165 \mu \mathrm{~A} \text { (typical) }
\end{aligned}
$$

## OUTPUT DATA

The digits 0-9 are available at the output terminals $\mathrm{Q}_{0}-\mathrm{Q}_{9}$.
These outputs are primarily intended to drive the buffer NOR in the unit 3.NOR50, in most cases via the 10 position preset switch SU50.
Each Q-output can be loaded with 6 buffer NOR's of the 3 . NOR50 units simultaneously in excess of the carry pulses for the succeeding RIC50 counter. This means that 6 preset programmes can be applied as a maximum.

Output voltage LOW (SCS conducting)

Voltage
Available direct current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{Q}} & =\max . \quad 5 \mathrm{~V} \\
\mathrm{I}_{\mathrm{Q}} & =\max \cdot 1.5 \mathrm{~mA}
\end{aligned}
$$

Available transient charge when $\mathrm{V}_{\mathrm{Q}}$ changes from $0.8 \mathrm{~V}_{\mathrm{pl}}$ to 5 V in $1 \mu \mathrm{~s}$
$\mathrm{V}_{\mathrm{DP}}=\min .50 \mathrm{~V}$ or terminal 17 floating

Output voltage HIGH (SCS non conducting)
Voltage
Available direct current
Wiring capacitance

## Time data

Delay between trigger input and positive going output $t_{d_{1}}=\max .3 \mu \mathrm{~s}$.
Delay between trigger input and negative going output $\mathrm{t}_{\mathrm{d}_{2}}=\max .4 \mu \mathrm{~s}$.

## 10 position preset switch

In the 50 -Series for preset programmed counting, use is made of the 10 position thumbwheel switch SU50, which is identical to the existing type 10P1C, catalogue number 431102782321.


Drawing symbol


Terminal location
$12=$ input 0
$13=$ input 9
$14=$ input 8
$15=$ input 7
$16=$ input 6
17 = output (pole)
$18=$ input 5
$19=$ input 4
$20=$ input 3
$21=$ input 2
$22=$ input 1

The ten input terminals 0-9 have to be connected directly to the decimal output terminals $\mathrm{Q}_{0}-\mathrm{Q} 9$ of the reversible decade counters RIC50.
The output terminal 17 has to be connected to one of the inputs of the buffer NOR in the unit 3. NOR50.

Note - For more specific data of the thumbwheel switch 10PIC, see data sheets of thumbwheel switches 4311027 8.... .

## MEMORY INDICATOR DRIVER



RZ 23932-3
Function
Integral buffer memory with direct numerical display for storage of information from decade counters NIC50 or RIC50. Apart from numerical display, decimal output is available for e.g. printer drive.

## DESCRIPTION

The MID50 is a buffer memory coupled to the numerical indicator tube ZM1000, assembled in one plastic case. The ZM1000 is mounted at the front of the case, the input and output terminals are found at the rear. Use is made of silicon controlled switches featuring a direct drive of the ZM1000. The ten decimal inputs ( $\mathrm{I}_{0}-\mathrm{I}_{9}$ ) can be connected directly to the 10 corresponding out puts $\left(Q_{0}-Q_{9}\right)$ of either the uni-directional decade counter NIC50 or the bi-directional decade counter RIC50, without influencing the output capability (fan out) of both types of counters.
By applying one single pulse to input $\mathrm{T}_{\mathrm{C}}$ (terminal B ) the decimal information is transferred from the decade counter into the buffer memory MID50 and remains there steadily displayed.
The MID50 is also provided with 10 decimal outputs for e.g. printer read-out *).
There is a terminal for display of the decimal point in the ZM1000 at the left of any numeral.


Drawing symbol

[^42]
## CIRCUIT DATA



Terminal location

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

$$
\left.\begin{array}{rl}
\mathrm{HV}=\mathrm{V}_{\mathrm{p}_{3}}= & +250 \mathrm{~V} \text { supply for nu- } \\
& \text { merical indicator tube }
\end{array}\right\} \begin{aligned}
& \mathrm{A}=\mathrm{LS}=\text { level shift facility } \\
& \mathrm{B}=\mathrm{T}_{\mathrm{C}}=\text { shift pulse input } \\
& \mathrm{C}=\mathrm{I}_{0}=\text { decimal input } 0 \\
& 1=\mathrm{V}_{\mathrm{p}_{1}}=+24 \mathrm{~V} \text { supply } \\
& 2=0=\text { common } 0 \mathrm{~V} \\
& 3=\mathrm{I}_{1}=\text { decimal input } 1 \\
& 4=\mathrm{I}_{2}=\text { decimal input } 2 \\
& 5=\mathrm{I}_{3}=\text { decimal input } 3 \\
& 6=\mathrm{I}_{4}=\text { decimal input } 4 \\
& 7=\mathrm{Q}_{5}=\text { decimal output } 5 \\
& 8=\mathrm{Q}_{4}=\text { decimal output } 4 \\
& 9=\mathrm{Q}_{3}=\text { decimal output } 3
\end{aligned}
$$

$10=\mathrm{Q}_{2}=$ decimal output 2
$11=\mathrm{Q}_{1}=$ decimal output 1
$12=\mathrm{I}_{9}=$ decimal input 9
$13=\mathrm{I}_{8}=$ decimal input 8
$14=\mathrm{I}_{7}=$ decimal input 7
$15=\mathrm{I}_{6}=$ decimal input 6
$16=\mathrm{I}_{5}=$ decimal input 5
$17=\mathrm{DP}=$ input decimal point
$18=\mathrm{Q}_{6}=$ decimal output 6
$19=\mathrm{Q}_{7}=$ decimal output 7
$20=$ Q8 $=$ decimal output 8
$21=$ Q9 $=$ decimal output 9
$22=\mathrm{Q}_{0}=$ decimal output 0

## Power supply

Tube supply
Logic supply


INPUT DATA
Decimal inputs $\mathrm{I}_{0}-\mathrm{I}_{9}$
These inputs are to be fed by the decimal outputs $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ of either the uni-directional decade counter NIC50 or the bi-directional decade counter RIC50.
One of the ten inputs must be fed with a LOW voltage level, the remaining nine inputs with a HIGH voltage level. By applying one transfer pulse to $\mathrm{T}_{\mathrm{C}}$ (terminal B) that output Q becomes LOW of which the corresponding input I carries the LOW voltage, while simultaneously the corresponding figure of the indicator tube is lit. The other nine outputs of the MID50 will be HIGH. The decimal information of a NIC50 or RIC50 is transferred into the MID50 at the positive going edge of the transfer pulse

Voltage LOW
$\mathrm{V}_{\mathrm{I}}=\max . \quad 5 \mathrm{~V}$
$I_{I}=\max \cdot 0.06 \mathrm{~mA}$
Voltage HIGH
$\mathrm{V}_{\mathrm{I}}=0.8 \mathrm{~V}_{\mathrm{p}_{1}}$ to $\mathrm{V}_{\mathrm{p}_{1}}$


## Level shift input LS (terminal A)

By connecting a suitable zener diode between LS and 0 V and a resistor between LS and $\mathrm{V}_{\mathrm{p}_{1}}$, the correct functional behaviour of the MID50 can be accomplished also when the inputs $\mathrm{I}_{0}-\mathrm{I}_{9}$ are fed with non-standard voltage levels (not derived from NIC50 or RIC50).

## Transfer pulse input $\mathrm{T}_{\mathrm{C}}$ (terminal B )

This input is driven by a pulse generated at output QR or QT of the unit PSR50. The transferring action takes place at the positive going edge. Maximum 6 inputs $\mathrm{T}_{\mathrm{C}}$ can be driven simultaneously by output $\mathrm{Q}_{\mathrm{R}}$ or $\mathrm{Q}_{\mathrm{T}}$ of the PSR50.

Voltage LOW
$\mathrm{V}_{\mathrm{B}}=\max .0 .5 \mathrm{~V}$
$I_{B}=\max .0 .5 \mathrm{~mA}$
Voltage HIGH
$\mathrm{V}_{\mathrm{B}}=0.62 \mathrm{~V}_{\mathrm{p}_{1}}$ to $\mathrm{V}_{\mathrm{p}_{1}}$

## Decimal point input DP (terminal 17)

This input is to be driven by a LOW voltage level with the following requirements:
Decimal point ON
Voltage
Direct current
Decimal point OFF
Voltage

## OUTPUT DATA

The digits $0-9$ are available at the output terminals $\mathrm{Q}_{0}-\mathrm{Q}_{9}$. These outputs are primarily intended for either printer read-out purposes or shift register configurations.

Output voltage LOW (SCS conducting)

| Voltage | $\mathrm{V}_{\mathrm{Q}}=\max \cdot 3.5 \mathrm{~V}$ |
| :--- | :--- |
| Available direct current | $\left.\mathrm{I}_{\mathrm{Q}}=\max \cdot 0.2 \mathrm{~mA}^{*}\right)$ |

Output voltage HIGH (SCS non conducting)
Voltage
Available direct current
Wiring capacitance

$$
\begin{aligned}
\mathrm{V}_{\mathrm{Q}} & =0.8 \mathrm{~V}_{\mathrm{p}_{1}} \text { to } \mathrm{V}_{\mathrm{p}_{1}} \\
-\mathrm{I}_{\mathrm{Q}} & =\max \cdot 0.84 \mathrm{~mA} \\
\mathrm{C}_{\mathrm{W}} & =\max . \quad 200 \mathrm{pF}
\end{aligned}
$$

*) The sum of the output currents $\mathrm{I}_{\mathrm{Q}_{0}}-\mathrm{I}_{\mathrm{Q}} 9$ may not exceed $200 \mu \mathrm{~A}$.

## Time data



## SIGN INDICATOR DRIVER



Function
Driver of plus and minus character indicator tube.
Characters $\sim$, X, Y and Z are accessible

## DESCRIPTION

The SID50 contains the plus and minus indicator tube ZM1001 and its driver stages in one plastic case. The ZM1001 is mounted at the front of the case, the connecting terminals are found at the rear.
A dark position of the ZM1001 can be obtained when both plus and minus inputs are driven by equal voltage levels.
The characters $\sim$, X, Y and Z provided in the ZM1001 are also accessible.


Drawing symbol

## CIRCUIT DATA



Terminal location

$H V=V_{p_{3}}=+250 \mathrm{~V}$ supply for numerical indicator tube
$\mathrm{A}=\mathrm{X}=\mathrm{X}$ character
$B=Y=Y$ character
$\mathrm{C}=\mathrm{Z}=\mathrm{Z}$ character
$1=\mathrm{V}_{\mathrm{p}_{1}}=+24 \mathrm{~V}$ supply
$2=0=$ common 0 V
$3=$ not provided
$4=$ not provided
$5=$ not provided
$6=+\quad=$ input driving + character
$7=-\quad$ input driving - character
8 to $11=$ not provided
$12=\sim=\sim$ character
13 to 22 not provided

## Power supply

|  | voltage <br> Tube supply | current <br> Logic supply |
| :--- | :--- | :--- |
| $250 \mathrm{~V} \pm 18 \%$ | 2.8 mA |  |
|  | $+24 \mathrm{~V} \pm 10 \%$ | 5.0 mA |

## INPUT DATA

Input terminals characters + and -
These inputs are to be driven by a HIGH voltage level to illuminate the correspond ing character. A LOW level extinguishes the character.

HIGH voltage
$\mathrm{V}_{+} / \mathrm{V}_{-}=0.62 \mathrm{~V}_{\mathrm{p}_{1}}$ to $\mathrm{V}_{\mathrm{p}_{1}}$
$\mathrm{I}_{+} / \mathrm{I}_{-}=0.17 \mathrm{~mA}(\mathrm{~V}=13.4 \mathrm{~V})$; EQUALS ONE D.U. $\left.{ }^{*}\right)$.
LOW voltage.
$\mathrm{V}_{+} / \mathrm{V}_{-}=\max \cdot 0.3 \mathrm{~V}$
Characters ~, X, Y and Z
Visible : $\mathrm{V} \sim / \mathrm{V}_{\mathrm{X}} / \mathrm{V}_{\mathrm{Y}} / \mathrm{V}_{\mathrm{Z}}=0$ to 10 V
Not visible: $\mathrm{V} \sim / \mathrm{V}_{\mathrm{X}} / \mathrm{V}_{\mathrm{Y}} / \mathrm{V}_{\mathrm{Z}}=60$ to 120 V or floating
Dark $\quad: \mathrm{V} \sim / \mathrm{V}_{\mathrm{X}} / \mathrm{V}_{\mathrm{Y}} / \mathrm{V}_{\mathrm{Z}}=80$ to 120 V or floating

[^43]
## TRIPLE NOR GATE

Function

- 6 input buffer NOR for adapting the output levels of the NIC50 and the RIC50 to standard logic levels and
- dual 4 input NOR for logic purposes e.g. to form a memory function.


## DESCRIPTION

The 3. NOR50 is intended to be used to memorize the count when the content of the unit(s) NIC50 or RIC50 corresponds with the preset position of the 10 position thumbwheel switch SU50.


6 input buffer NOR
The 6 input buffer NOR is intended to adapt the output levels of the NIC50 or the RIC50 to the standard logic levels of the 4 input NOR's.
To this end each input of the 6 input buffer NOR is to be connected, directly or via the switch SU50, to one of the decimal outputs of the units NIC50 or RIC50.

Simplified truth table:

| $G_{1}$ | $G_{2}$ | $Q_{1}$ |
| :---: | :---: | :---: |
| $H$ | $H$ | $L$ |
| $L$ | $H$ | $L$ |
| $H$ | $L$ | $L$ |
| $L$ | $L$ | $H$ |

All inputs ( $G_{1}$ to $G_{6}$ ) must be LOW or floating for $Q_{1}$ is HIGH.
The 6 input buffer NOR can be provided with an intentional delay by interconnecting $\mathrm{D}_{1}$ (terminal 9) and D2 (terminal 10) (see Time data). This intentional delay cancels hazardous (false) pulses that can occur during e.g. the transition from 499 to 500 at the transit counts 490 and 400 , if preset programs have been set at these counts. The maximum delay can be decreased (the maximum counting rate increased) when an external capacitor is connected between D1 and $D_{2}$.

## Dual 4 input NOR

The 4 input NOR is intended for logic operations, such as memorizing the preset counts. To this end a memory function can be formed by cross connecting the two NOR's.


Simplified truth table:

| $\mathrm{G}_{7}\left(\mathrm{G}_{11}\right)$ | $\mathrm{G}_{8}\left(\mathrm{G}_{12}\right)$ | $\mathrm{Q}_{2}\left(\mathrm{Q}_{3}\right)$ |
| :---: | :---: | :---: |
| H | H | L |
| H | L | L |
| L | H | L |
| L | L | H |

All inputs G of a NOR must be LOW or floating for Q is HIGH.

## CIRCUIT DATA



## Terminal location


$1=\mathrm{V}_{\mathrm{p}_{1}}=+24 \mathrm{~V}$ supply
$12=\mathrm{G}_{7}=$ input NOR 2
$2=0=$ common 0 V
$3=G_{1}=$ input buffer NOR1
$4=\mathrm{G}_{2}=$ input buffer NOR1
$5=\mathrm{G}_{3}=$ input buffer NOR1
$6=\mathrm{G}_{4}=$ input buffer NOR1
$7=\mathrm{G}_{5}=$ input buffer NOR1
$8=G_{6}=$ input buffer NOR 1
$9=D_{1}=\mid$ when interconnected
$10=\mathrm{D}_{2}=\int$ providing built-in delay
$11=\mathrm{Q}_{1}=$ output buffer NOR 1
$13=\mathrm{G}_{8}=$ input NOR2
$14=\mathrm{G}_{9}=$ input NOR2
$15=\mathrm{G}_{10}=$ input NOR2
$16=\mathrm{Q}_{3}=$ output NOR3
$17=\mathrm{Q}_{2}=$ output NOR2
$18=\mathrm{G}_{11}=$ input NOR3
$19=\mathrm{G}_{12}$ = input NOR3
$20=\mathrm{G}_{13}$ = input NOR 3
$21=\mathrm{G}_{14}=$ input NOR3
$22=\mathrm{R}_{1}=$ collector resistor buffer NOR1

## Power supply

Voltage

$$
\mathrm{V}_{\mathrm{p}_{1}}=24 \mathrm{~V} \pm 10 \%
$$

Current

$$
\mathrm{I}_{\mathrm{p}_{1}}=10.5 \mathrm{~mA}
$$

INPUT DATA
6 input buffer NOR
Input HIGH: $\mathrm{V}_{\mathrm{G}}=0.8 \mathrm{~V}_{\mathrm{p}_{1}}$ to $\mathrm{V}_{\mathrm{p}_{1}}$

$$
\mathrm{I}_{\mathrm{G}}=53 \mu \mathrm{~A}\left(\mathrm{~V}_{\mathrm{G}}=18.35 \mathrm{~V}\right)
$$

Input LOW: $\mathrm{V}_{\mathrm{G}}=0$ to 5.5 V
4 input NOR
Input HIGH: $\mathrm{V}_{\mathrm{G}}=0.62 \mathrm{~V}_{\mathrm{p}_{1}}$ to $\mathrm{V}_{\mathrm{p}_{1}}$

$$
\left.\mathrm{I}_{\mathrm{G}}=0.17 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{G}}=13.4 \mathrm{~V}\right) ; \text { EQUALS ONE D.U. }{ }^{*}\right)
$$

Noise immunity: a voltage shift of 2 V on the minimum high level will not cause a change of the output voltage.
Input LOW: $\mathrm{V}_{\mathrm{G}}=0$ to 0.3 V
Noise immunity: a voltage of +1 V with respect to the 0 V line applied to any one input (the other inputs at low level or floating) will not cause a change of the output voltage. The noise immunity can be increased by connecting unused inputs to 0 V .

[^44]
## OUTPUT DATA

6 input buffer NOR
Output current: $\mathrm{I}_{\mathrm{Q}_{1}}=0.35 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{Q}_{1}}=13.4 \mathrm{~V}\right)$; EQUALS TWO D.U. $\left.{ }^{*}\right)$
4 input NOR
Output current: $\mathrm{I}_{\mathrm{Q}_{2} / \mathrm{Q}_{3}}=1.02 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{Q}_{2}} / \mathrm{Q}_{3}=13.4 \mathrm{~V}\right)$; EQUALS SIX D.U. ${ }^{*}$ )

Time data
6 input buffer NOR
$\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ interconnected: $\mathrm{t}_{\mathrm{d}}=7-18 \mu \mathrm{~s}$
$D_{1}$ and $D_{2}$ not connected : $t_{d}=4-9 \mu \mathrm{~s}$


## 4 input NOR

Delay, measured over two stages: $\mathrm{t}_{\mathrm{d}}=\max .12 \mu \mathrm{~s}$.
The delay is specified for $\mathrm{C}_{\mathrm{w}}=200 \mathrm{pF}$ and worst input and output conditions.

*) See also loading table.

## QUADRUPLE NOR GATE

Function
Quadruple 4 input NOR for logic operations e.g. to form memory functions.

## DESCRIPTION

The 4 input NOR is intended for logic operations. A memory function can be formed by cross connecting two NOR's.

Simplified truth table:

| $G_{1}\left(G_{5}, G_{9}, G_{13}\right)$ | $G_{2}\left(G_{6}, G_{10}, G_{14}\right)$ | $Q_{1}\left(Q_{2}, Q_{3}, Q_{4}\right)$ |
| :---: | :---: | :---: |
| $H$ | $H$ | $L$ |
| $H$ | $L$ | $L$ |
| $L$ | $H$ | $L$ |
| $L$ | $L$ | $H$ |

All inputs G of a NOR must be LOW or floating for Q is HIGH.


Drawing symbol

CIRCUIT DATA


Terminal location


Power supply
Voltage
Current
$\mathrm{l}=\mathrm{V}_{\mathrm{p}_{1}}=+24 \mathrm{~V}$ supply
$2=0$ = common 0 V
$3=G_{1}$ = input NOR 1
$4=\mathrm{G}_{2}=$ input NOR 1
$5=\mathrm{G}_{3}=$ input NOR 1
$6=\mathrm{Q}_{2}=$ output NOR 2
$7=\mathrm{Q}_{1}=$ output NOR 1
$8=G_{5}=$ input NOR 2
$9=G_{6}=$ input NOR 2
$10=\mathrm{G}_{7}=$ input NOR 2
$11=\mathrm{G}_{8}=$ input NOR 2
$12=\mathrm{G}_{9}=$ input NOR 3
$13=\mathrm{G}_{10}=$ input NOR 3
$14=\mathrm{G}_{11}$ = input NOR 3
$15=\mathrm{G}_{12}=$ input NOR 3
$16=\mathrm{Q}_{4}=$ output NOR 4
$17=\mathrm{Q}_{3}=$ output NOR 3
$18=\mathrm{G}_{13}=$ input NOR 4
$19=\mathrm{G}_{14}$ = input NOR 4
$20=\mathrm{G}_{15}$ = input NOR 4
$21=\mathrm{G}_{16}$ = input NOR 4
$22=\mathrm{G}_{4}=$ input NOR 1

## INPUT DATA

Input HIGH: $\mathrm{V}_{\mathrm{G}}=0.62 \mathrm{~V}_{\mathrm{p}_{1}}$ to $\mathrm{V}_{\mathrm{p}_{1}}$

$$
\left.\mathrm{I}_{\mathrm{G}}=0.17 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{G}}=13.4 \mathrm{~V}\right) ; \text { EQUALS ONE D.U. }{ }^{*}\right)
$$

Noise immunity: a voltage shift of 2 V on the minimum high level will not cause a change of the output voltage.

Input LOW: $\mathrm{V}_{\mathrm{G}}=0$ to 0.3 V
Noise immunity: a voltage of +1 V with respect to the 0 V line applied to any one $G$ input (the other inputs at low level or floating) will not cause a change of the output voltage. The noise immunity can be increased by connecting unused inputs to 0 V .

## OUTPUT DATA

Output current: $\mathrm{I}_{\mathrm{Q}}=1.02 \mathrm{~mA}\left(\mathrm{VQ}_{\mathrm{Q}}=13.4 \mathrm{~V}\right)$; EQUALS SIX D.U.*)

## Time data

Delay, measured over two stages: $\mathrm{t}_{\mathrm{d}}=\max .12 \mu \mathrm{~s}$
The delay is specified for $\mathrm{Cw}=200 \mathrm{pF}$ and worst input- and output conditions.

*) See also loading table.

## PULSE SHAPER AND RESET UNIT

## Function

> Pulse shaper for converting input signals into counting pulses for the NIC50 and the RIC50, and
> reset unit for generating pulses for resetting the NIC50 and the RIC50, generating pulses for resetting memories formed by crossconnected 4 input NOR's, generating transfer pulses for the MID50.

## DESCRIPTION

The unit PSR50 contains a pulse shaper and a reset unit. The pulse shaper circuit consists of a Schmitt trigger followed by an inverting amplifier.
The circuit of the reset unit is a monostable multivibrator with one condition input and one trigger input.


Drawing symbol

## CIRCUIT DIAGRAM



Terminal location

| 11 | 121 |
| :--- | ---: |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 11 | 221 |
| 1252419 |  |

$1=\mathrm{V}_{\mathrm{p}_{1}}=+24 \mathrm{~V}$ supply
$2=0$
$3=\mathrm{Q}_{\mathrm{R}}=$ common 0 V
$4=\mathrm{Q}_{\mathrm{L}}=$ logic reset output
$5=\mathrm{Q}_{\mathrm{T}}=$ pulse shaper output
$6=$ internally connected
$7=\mathrm{B}=$ direct base input pulse shaper
$8=\mathrm{Z}=$ internally connected
$9=\mathrm{A}=$ resistor input pulse shaper
$10=\mathrm{G}=$ gate input reset unit
$11=\mathrm{T}=$ trigger input reset unit
12 to $22=$ not provided

## Power supply

Voltage
Current

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{p}_{1}}=+24 \mathrm{~V} \pm 10 \% \\
& \mathrm{I}_{\mathrm{p}_{1}}=23 \mathrm{~mA} \text { nominal }
\end{aligned}
$$

PULSE SHAPER
A HIGH level at input B (terminal 7) produces a LOW level at output QT (terminal 5), a LOW level at input B produces a HIGH level at output QT.

The pulse shaper can be used as follows:

- as a pulse shaper driven by an external source (input transducers)
- as a pulse shaper driven by NOR's of the 50- or 60-Series
- in a relaxation oscillator circuit


## INPUT DATA

## Pulse shaper driven by an external source

The input voltage has to be applied to B (terminal 7).
HIGH level (operating)
Voltage

$$
\begin{array}{ll}
\mathrm{V}_{\mathrm{B}}=\min . & 4.0 \mathrm{~V} \\
\mathrm{I}_{\mathrm{B}}=\max . & 0.06 \mathrm{~mA}
\end{array}
$$

Current

LOW level (operating)
Voltage

$$
\mathrm{V}_{\mathrm{B}}=\max :+1.36 \mathrm{~V}
$$

## Limiting values

Voltage

$$
\begin{array}{lr}
\mathrm{V}_{\mathrm{B}}=\max . & +7.0 \mathrm{~V} \\
\min . & -2 \mathrm{~V} \\
\mathrm{I}_{\mathrm{B}}=\max . & 16 \mathrm{~mA}
\end{array}
$$

Internal resistance of the driving external source
$R_{i}=\max .33 \mathrm{k} \Omega$

## Hysteresis (difference between ON and OFF thresholds)



The hysteresis is affected by the $R_{i}$ of the external source.
The relation is given by the following formula:
$\Delta V_{i}=\min .\left(1.5-0.0455 R_{i}\right) V$
$\Delta V_{B}=\frac{\Delta V_{i}}{1+0.046 R_{i}} V$
$\mathrm{R}_{\mathrm{i}}$ in $\mathrm{k} \Omega$ and
V in volt

Pulse shaper driven by a standard NOR
A (terminal 9) has to be connected to 0 (terminal 2).
The input voltage has to be applied to B (terminal 7), via a resistor of $39 \mathrm{k} \Omega$ (nominal).
$\mathrm{I}_{\mathrm{G}}=\max .0 .34 \mathrm{~mA}$; EQUALS TWO D.U.*)


The maximum number of driving NOR's is two as shown in the diagram above.

Pulse shaper used in a relaxation oscillator circuit
For this application the connections must be made as shown in the circuitry below.


## OUTPUT DATA

Available output suitable for driving three decade counters NIC50 or RIC50 simultaneously

Output voltage LOW

Voltage
Direct current
Transient charge
Wiring capacitance at $\mathrm{Q}_{\mathrm{T}}$
*) See also loading table.
$\mathrm{V}_{\mathrm{QT}}=\max \cdot 0.5 \mathrm{~V}$
$\mathrm{I}_{\mathrm{QT}}=\max . \quad 25 \mathrm{~mA} \quad\left(\mathrm{~V}_{\mathrm{QT}}=0.5 \mathrm{~V}\right)$
$Q_{Q T}=\max . \quad 30 \mathrm{nC}$
$\mathrm{C}_{\mathrm{w}}=\max .200 \mathrm{pF}$

Output voltage HIGH
Voltage
Direct current

$$
\begin{aligned}
\mathrm{V}_{\mathrm{QT}} & =0.62 \mathrm{~V}_{\mathrm{p}_{1}} \text { to } \mathrm{V}_{\mathrm{p}_{1}} \\
-\mathrm{I}_{\mathrm{QT}} & =\max \cdot 0.34 \mathrm{~mA} ; \text { EQUALS TWOD.U.*) } \\
\mathrm{C}_{\mathrm{w}} & =\max . \quad 200 \mathrm{pF}
\end{aligned}
$$

Wiring capacitance
Time data (when the PSR50 is used in combination with 50 -Series units)


## RESET UNIT

Reset pulses are only generated when:
the HIGH level is applied to the trigger input T (terminal 11), and
the gate input $G$ (terminal 10) is kept at the LOW level or left floating.
The unit generates two reset pulses simultaneously, namely:
from the logic reset output $Q_{L}$ (terminal 4) for resetting d.c. memories built with NOR's
from the counter reset output $\mathrm{Q}_{\mathrm{R}}$ (terminal 3) for resetting decade counters NIC50 and RIC50.

Note - A reset pulse is also generated when the G-input changes from the HIGH to the LOW level, whilst the T-input is at the HIGH level.
*) See also loading table.


## INPUT DATA

Input HIGH

Voltage
limiting value
Current
$\mathrm{V}_{\mathrm{T}(\mathrm{G})}=0.62 \mathrm{~V}_{\mathrm{P}_{1}}$ to $\mathrm{V}_{\mathrm{P}_{1}}$
$\mathrm{V}_{\mathrm{T}(\mathrm{G})}=+100 \mathrm{~V}$
$\mathrm{I}_{\mathrm{T}(\mathrm{G})}=0.17 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{T}(\mathrm{G})}=13.4 \mathrm{~V}\right)$; EQUA LS ONE D. $\left.\mathrm{U} .{ }^{*}\right)$
Noise immunity: a voltage shift of 2 V on minimum HIGH level will not cause a change of the output voltage.

Input LOW
$\begin{array}{ll}\text { Voltage } & \mathrm{V}_{\mathrm{T}(\mathrm{G})}=\max .0 .3 \mathrm{~V} \\ \text { limiting value } & \mathrm{V}_{\mathrm{T}(\mathrm{G})}=\end{array}-15 \mathrm{~V}$
Noise immunity: a voltage of +1.25 V with respect to the 0 V terminal applied to either the T - or the G -input will not cause a change of the output voltage.

## OUTPUT DATA

Output QL: capable of driving max. 4NOR's; EQUALS FOUR D.U.*)
Voltage $\quad \mathrm{V}_{\mathrm{QL}}=\min .0 .53 \mathrm{~V}_{\mathrm{P}_{1}}$
Direct current $\quad-\mathrm{I}_{\mathrm{QL}}=\max .0 .55 \mathrm{~mA}^{1}\left(\mathrm{~V}_{\mathrm{QL}}=11.4 \mathrm{~V}\right)$
*) See also loading table.

Output QR: capable of driving the reset input of 6 decade counters NIC50 or RIC50 simultaneously

Voltage
Direct current
Wiring capacitance

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{QR}}=\max \cdot 0.5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{QR}}=\max \cdot \quad 51 \mathrm{~mA} \\
& \mathrm{C}_{\mathrm{W}}=\max \cdot \quad 200 \mathrm{pF} \text { at } \mathrm{QR} \text { and } \mathrm{Q}_{\mathrm{L}}
\end{aligned}
$$

Time data


Input pulse duration
Recovery time *)
Output pulse duration

Delay between $\mathrm{V}_{\mathrm{T}}$ and $\mathrm{V}_{\mathrm{Q}_{\mathrm{L}}}$
Delay between $\mathrm{V}_{\mathrm{T}}$ and $\mathrm{V}_{\mathrm{Q}_{\mathrm{R}}}$
Rise time at $T$

Fall time at G

$$
\begin{aligned}
& { }^{\mathrm{t}}{ }_{1}=\min . \quad 20 \mu \mathrm{~s} \\
& \mathrm{t}_{2}=\min . \quad 20 \mu \mathrm{~s} \\
& =\begin{array}{ll}
\min . & 15 \mu \mathrm{~s} \\
\max . & 45 \mu \mathrm{~s}
\end{array} \\
& { }^{\mathrm{t}_{0}}{ }_{2}=\begin{array}{l}
\min . \quad 15 \mu \mathrm{~s} \\
\max . \\
50 \mu \mathrm{~s}
\end{array} \\
& \mathrm{t}_{\mathrm{d}}{ }_{\mathrm{L}}=\max . \quad 3 \mu \mathrm{~s} \\
& \mathrm{t}_{\mathrm{d}_{\mathrm{R}}}=\max . \quad 7 \mu \mathrm{~s} \\
& \mathrm{t}_{\mathrm{r}}=\max .100 \mu \mathrm{~s} \text { (between } 0.5 \mathrm{~V} \\
& \text { and } 11.4 \mathrm{~V} \text { ) } \\
& \mathrm{t}_{\mathrm{f}}=\max .100 \mu \mathrm{~s} \text { (between } 11.4 \mathrm{~V} \\
& \text { and } 0.5 \mathrm{~V} \text { ) }
\end{aligned}
$$

${ }^{*}$ ) The recovery time starts at the trailing edge of $\mathrm{V}_{\mathrm{T}}$ when $\mathrm{t}_{1}>\mathrm{t}_{0_{2}}$ or starts at the trailing edge of $\mathrm{V}_{\mathrm{Q}_{\mathrm{R}}}$ when $\mathrm{t}_{0_{2}}>\mathrm{t}_{1}$.

## LAMP/RELAY DRIVER

## Function

Low-power amplifier for driving lamps and relays

## DESCRIPTION

The circuit consists of an inverting amplifier preceded by a 3 input OR-gate.
The load has to be connected between output Q and the unstabilised +24 V supply voltage (abs. max. 30 V ).
The load is energised when one or more inputs are HIGH ( $Q$ is LOW).
The output transistor is protected against voltage transients which occur when inductive loads are driven.

Simplified truth table:

| $G_{1}$ | $G_{2}$ | $Q$ |
| :---: | :---: | :--- |
| $H$ | $H$ | $L$ |
| $H$ | $L$ | $L$ |
| $L$ | $H$ | $L$ |
| $L$ | $L$ | $H$ |

All inputs G must be LOW or floating for Q is HIGH.

Drawing symbol


## CIRCUIT DATA



## Terminal location

| 11 | 121 |
| :--- | ---: |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 112 | 221 |

## Power supply

Voltage

$$
\mathrm{V}_{\mathrm{p}_{2}}=+24 \mathrm{~V} \pm 25 \%
$$

Current
$2=0 \quad=$ common 0 V
$3=V_{p_{2}}=+24 \mathrm{~V}$ supply
$4=$ not provided
$5=\mathrm{Q} \quad$ = output
$6=$ not provided
7 = not provided
$8=\mathrm{G}_{1}=$ input
$9=G_{2}=$ input
$10=G_{3}=$ input
11 = not provided
12 to 22 = not provided
$\mathrm{I}_{\mathrm{p}_{2}}=\left(4.4+\mathrm{I}_{\mathrm{Q}}\right) \mathrm{mA}$
$1=$ not provided

INPUT DATA
Output transistor ON
Input HIGH: $\quad: \quad V_{G}=0.62 \mathrm{~V}_{\mathrm{p}_{1}}$ to $\mathrm{V}_{\mathrm{p}_{1}}$
$\mathrm{I}_{\mathrm{G}}=\max \cdot 0.17 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{G}}=13.4 \mathrm{~V}\right)$; EQUALS ONE D.U.*)
Noise immunity: A voltage shift of 2 V on the minimum high level will not cause a change of the output voltage.

Output transistor OFF
Input LOW : $\mathrm{V}_{\mathrm{G}}=\max \cdot 0.3 \mathrm{~V}$
Noise immunity: A voltage of 1.25 V with respect to the 0 V line applied to any one input (other inputs at low level or floating) will not cause a change of the output voltage. The noise immunity can be increased by connecting unused inputs to 0 V .

## OUTPUT DATA

Output transistor ON
$\mathrm{I}_{\mathrm{Q}}=\mathrm{abs} . \max .300 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{Q}} \leq 1.6 \mathrm{~V}\right)$
Output transistor OFF
$\mathrm{I}_{\mathrm{Q}}=\max \cdot 0.5 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{Q}}=$ abs. $\max \cdot 30 \mathrm{~V}$.

[^45]
## PRINTER DRIVE UNIT

## Function

Intermediate stages to drive decimal input printers

## DESCRIPTION

With the units PDU50A and PDU50B a complete printer drive circuit is formed.
This circuit is intended to be used in combination with the NIC50, RIC50 or MID50 and a printer which requires decimal information at its inputs. A diagram for driving such a printer is given on the next page. One PDU50A unit, which contains ten inverter stages, must be used per decade.
The ten decimal inputs $I_{0}$ to $I_{9}$ can be connected directly to the ten corresponding outputs $\mathrm{Q}_{0}$ to $\mathrm{Q}_{9}$ of either the uni-directional decade counter NIC50 or the bi-directional decade counter RIC50 or the buffer memory MID50.
When a positive voltage is applied to control input $L$, that particular output Q will become HIGH, which has a LOW level at its input.
The PDU50B contains one clock control and three scan control circuits suitable to operate with a three decade counting system.
When simultaneously both the clock control input C and one of the scan control inputs $S_{1}$ to $S_{3}$ are at LOW level a positive voltage is available at the corresponding control output $\mathrm{L}_{1}$ to $\mathrm{L}_{3}$ of the PDU50B. Each control output of the PDU50B is connected to the control input L of the PDU50A.


Drawing symbols


Summarising the functions of the PDU50A and PDU50B it becomes clear that a particular output Q of the PDU50A is at a HIGH level only, when the three following conditions are fulfilled:

- the corresponding input I of the PDU50A at a LOW level,
- the clock control input C of the PDU50B at a LOW level,
- the corresponding scan control input $S_{1}$ to $S_{3}$ of the PDU50B at a LOW level.

Note that only one output Q of the PDU50A is HIGH at a time as shown in the truth table below.

Truth table:

| inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| PDU50B |  | output |  |
| C | S | I |  |
| H | H | Q |  |
| L | H | H | L |
| H | L | H | L |
| L | L | H | L |
| H | H | L | L |
| L | H | L | L |
| H | L | L | L |
| L | L | L | H |

As the positive voltage derived from the PDU50B is fed to terminal $L$ of only one PDU50A at a time it is permissible to common the corresponding outputs of all PDU50A units without any feedback consequences. These ten commoned PDU50A outputs are to be connected to ten power stages, of which the output power depends on the driving input requirements of the decimal input printers, e.g. the LRD50 supplies $300 \mathrm{~mA} / 30 \mathrm{~V}$.

The description above holds for systems up to three decades, for which the terminals $K_{1}$ and $K_{2}$ of the PDU50B have to be interconnected.
When however more than three decades are required another PDU50B unit must be added to the system.
In this case terminals $K_{1}$ and $K_{2}$ need be interconnected for only one PDU50B.
For the other units PDU50B the terminals $K_{1}$ and $K_{2}$ are left open.
An interconnection diagram is given on the next page.


Note - When the input signal for the PDU50A is obtained from a MID50 unit either the clock pulse input $C$ or all the scan inputs of the PDU50B must be at the HIGH level during the time the shift pulse input $\mathrm{T}_{\mathrm{C}}$ of the MID50 is at the LOW level.

## CIRCUIT DATA



PDU50A


PDU50B
Terminal location

## PDU50A

| 11 | 121 |
| :---: | :---: |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 111 | 221 |
| 2252419 |  |

$1=I_{1}=$ decimal input 1
$2=I_{2}=$ decimal input 2
$3=I_{3}=$ decimal input 3
$4=I_{4}=$ decimal input 4
$5=I_{5}=$ decimal input 5
$6=\mathrm{L}=$ control input
$7=\mathrm{Q}_{1}=$ decimal output 1
$8=Q_{2}=$ decimal output 2
$9=\mathrm{Q}_{3}=$ decimal output 3
$10=\mathrm{Q}_{4}=$ decimal output 4
$11=\mathrm{Q}_{5}=$ decimal output 5
PDU50B

$\underset{|$| 11 | 121 |
| ---: | ---: | ---: |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 11221 |  |
| 25549 |  |\(}{\substack{ <br>

\hline}}\)
$1=V_{\mathrm{p}_{1}}=+24 \mathrm{~V}$ supply
$2=0 \quad$ common 0 V
$3=K_{1}=$ interconnecting point
$4=K_{2}=$ interconnecting point
$5=\mathrm{L}_{1}=$ control output 1
$6=L_{2}=$ control output 2
$12=\mathrm{Q}_{6}=$ decimal output 6
$13=\mathrm{Q}_{7}=$ decimal output 7
$14=\mathrm{Q}_{8}=$ decimal output 8
$15=\mathrm{Q}_{9}=$ decimal output 9
$16=\mathrm{Q}_{0}=$ decimal output 0
$17=\mathrm{L}=$ interconnected with 6
$18=\mathrm{I}_{6}=$ decimal input 6
$19=\mathrm{I}_{7}=$ decimal input 7
$20=I_{8}=$ decimal input 8
$21=\mathrm{I} 9=$ decimal input 9
$22=\mathrm{I}_{0}=$ decimal input 0
$7=\mathrm{L}_{3}=$ control output 3
$8=S_{1}=$ scan control input 1
$9=S_{2}=$ scan control input 2
$10=S_{3}=$ scan control input 3
11 = C = clock control input
12 to 22 not provided

## Power supply PDU50B

Voltage $\mathrm{V}_{\mathrm{P}_{1}}=24 \mathrm{~V} \pm 10 \%$
Current $\mathrm{I}_{\mathrm{p}_{1}}=1 \mathrm{~mA}$
INPUT DATA
PDU50A
Decimal inputs Io to Ig.
These inputs are to be driven from decimal outputs $Q_{0}$ to $Q_{9}$ of either NIC50, RIC50 or MID50.
By applying a suitable, positive voltage to input $L$ derived from output $L_{1}$, $L_{2}$ or $L_{3}$ of the PDU50B, that output Q becomes HIGH which has a LOW level at its input.

Voltage LOW:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{I}}=\max \cdot 5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{I}}=\max \cdot 35 \mu \mathrm{~A}
\end{aligned}
$$

Voltage HIGH:

$$
\mathrm{V}_{\mathrm{I}}=\min \cdot 0.8 \mathrm{~V}_{\mathrm{p}_{1}}
$$

PDU50B
Clock control input C (terminal 11)
Voltage LOW:

$$
\mathrm{V}_{\mathrm{C}}=\max .5 \mathrm{~V}
$$

$$
\mathrm{I}_{\mathrm{C}}=\max .35 \mu \mathrm{~A}
$$

Voltage HIGH:

$$
\mathrm{V}_{\mathrm{C}}=\min \cdot 0.9 \mathrm{~V}_{\mathrm{p}_{1}}
$$

Scan control inputs $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$ (terminals 8, 9, 10)
Voltage LOW:

$$
\mathrm{V}_{\mathrm{S}}=\max .5 \mathrm{~V}
$$

$$
\mathrm{I}_{\mathrm{S}}=\max .35 \mu \mathrm{~A}
$$

Voltage HIGH:

$$
\mathrm{V}_{\mathrm{S}}=\min \cdot 0.9 \mathrm{~V}_{\mathrm{p}_{1}}
$$

## OUTPUT DATA

## PDU50A

Output voltage LOW:
$\mathrm{V}_{\mathrm{Q}}=\max \cdot 0.3 \mathrm{~V}$
Output voltage HIGH:
$\mathrm{I}_{\mathrm{Q}}=\max \cdot 0.34 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{Q}}=13.4 \mathrm{~V}\right)$; EQUALS TWO D.U.
PDU50B
Available output at the HIGH and LOW level (terminals $L_{1}$ to $L_{3}$ ) are adapted to the input requirements of the input terminal L of units PDU50A.

## DECADE COUNTER AND DIVIDER

Function

Ambient temperature range operating
storage

Divider of 2, 3, 4, 5, 6, 8, 9, 10, 12 and 16
-25 to $+70^{\circ} \mathrm{C}\left(\right.$ at $\left.\mathrm{V}_{\mathrm{P}}=24 \mathrm{~V} \pm 10 \%\right)$
-10 to $+70^{\circ} \mathrm{C}$ (at $\mathrm{V}_{\mathrm{P}}=24 \mathrm{~V} \pm 25 \%$ )
-40 to $+85^{\circ} \mathrm{C}$

## DESCRIPTION

The DCD50 consists of four flip-flops. By correctly interconnecting the terminals a divider of $2,3,4,5,6,8,9,10,12$ or 16 can be obtained. Each flip-flop is driven by a positive-going pulse. The flip-flops have one common reset input and four separate preset inputs, their condition being governed by a positive-going pulse applied to the appropriate terminal(s). When setting or presetting the DCD50 one sometimes has to apply a HIGH level signal to one of the trigger inputs of the second flip-flop (input K, via a diode).

Truth table (decade counter configuration):

|  | $\mathrm{FF}-\mathrm{A}$ | $\mathrm{FF}-\mathrm{B}$ | $\mathrm{FF}-\mathrm{C}$ | $\mathrm{FF}-\mathrm{D}$ |
| :--- | :---: | :---: | :---: | :---: |
| pulse | $\overline{\mathrm{QA}}$ | $\overline{\mathrm{QB}}$ | $\overline{\mathrm{QC}}$ | $\overline{\mathrm{QD}}$ |
| initial state | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 2 | 1 | 0 | 1 | 1 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 1 | 1 | 0 | 1 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 1 | 0 | 0 | 1 |
| 7 | 0 | 0 | 0 | 1 |
| 8 | 1 | 1 | 1 | 0 |
| 9 | 0 | 1 | 1 | 0 |

The table below shows the interconnections to be made externally for the various dividers:

| divider | input | interconnection | output |
| :---: | :---: | :---: | :---: |
| 2 | 8 | $7-8$ | $\overline{\mathrm{QD}}$ |
|  | 9 | - | $\overline{\mathrm{QC}}$ |
|  | 18 | - | $\overline{\mathrm{QB}}$ |
| 3 | 21 | - | $\overline{\mathrm{Q}}$ |
| 4 | 18 | $4-19,7-14,8-18$ | $\overline{\mathrm{QD}}$ |
|  | 9 | $6-7-8$ | $\overline{\mathrm{QD}}$ |
| 5 | 21 | $17-18$ | $\overline{\mathrm{QB}}$ |
| 6 | 18 | $4-19,6-7,8-18,9-14$ | $\overline{\mathrm{Q}}$ |
| 8 | 21 | $4-19,7-14,8-17-18$ | $\overline{\mathrm{QD}}$ |
| 9 | 21 | $6-7-8,9-17$ | $\overline{\mathrm{QD}}$ |
| 10 | 18 | $4-19,6-7,8-18,9-17,14-21$ | $\overline{\mathrm{QD}}$ |
| 12 | 21 | $4-19,6-7,8-17-18,9-14$ | $\overline{\mathrm{QD}}$ |
| 16 | 9 | $4-19,6-21,7-14,8-17-18$ | $\overline{\mathrm{QD}}$ |



Drawing symbol

## CIRCUIT DIAGRAM



Terminal location

$$
\begin{aligned}
& 1=V_{p_{1}}=+24 \mathrm{~V} \text { supply } \\
& 2=0^{-}=\text {common } 0 \mathrm{~V} \\
& 3=\overline{Q D}=\text { output } \bar{Q} \text { of flip-flop } D \\
& 4=Q_{D}=\text { output } Q \text { of flip-flop } D \\
& 5=\mathrm{Q}_{\mathrm{C}}=\text { output } \mathrm{Q} \text { of flip-flop } \mathrm{C} \\
& 6=\overline{Q C}=\text { output } \bar{Q} \text { of flip-flop } C \\
& 7=\mathrm{T}_{\mathrm{D}} 2=\text { trigger input } \mathrm{T} \text { of flip-flop } \mathrm{D} \\
& 8=\mathrm{T}_{\mathrm{D} 1}=\text { trigger input } \mathrm{T} \text { of flip-flop } \mathrm{D} \\
& 9=T_{C}=\text { trigger input } T \text { of flip-flop } C \\
& 10=S_{C}=\text { preset input of flip-flop } C \\
& 11=S_{D}=\text { preset input of flip-flop } D \\
& 12=S_{B}=\text { preset input of flip-flop } B \\
& 13=\mathrm{QB}=\text { output } \mathrm{Q} \text { of flip-flop } B \\
& 14=\overline{\mathrm{QB}}=\text { output } \overline{\mathrm{Q}} \text { of flip-flop } \mathrm{B} \\
& 15=\mathrm{S}_{\mathrm{A}}=\text { preset input of flip-flop } \mathrm{A} \\
& 16=\mathrm{Q}_{\mathrm{A}}=\text { output } \mathrm{Q} \text { of flip-flop } \mathrm{A} \\
& 17=\overline{Q_{A}}=\text { output } \bar{Q} \text { of flip-flop } A \\
& 18=\mathrm{T}_{\mathrm{B} 1}=\text { trigger input } T \text { of flip-flop } B \\
& 19=T_{B 2}=\text { trigger input } T \text { of flip-flop } B \\
& 20=K \quad=\text { extender input of flip-flop } B \\
& 21=\mathrm{T}_{\mathrm{A}}=\text { trigger input } \mathrm{T} \text { of flip-flop } \mathrm{A} \\
& 22=\mathrm{C}_{\mathrm{S}}=\text { common reset input }
\end{aligned}
$$

## Power supply

Voltage

$$
\begin{aligned}
& \mathrm{V}_{1}=+24 \mathrm{~V} \pm 10 \%\left(\text { at } \mathrm{T}_{\mathrm{amb}}=-25 \text { to }+70^{\circ} \mathrm{C}\right) \\
& \mathrm{V}_{\mathrm{p}_{1}}=+24 \mathrm{~V} \pm 25 \% \text { (at } \mathrm{T}_{\mathrm{amb}}=-10 \text { to }+70^{\circ} \mathrm{C} \text { ) } \\
& \mathrm{I}_{\mathrm{p}_{1}}=25 \mathrm{~mA} \text { nominal }
\end{aligned}
$$

## INPUT DATA

Trigger inputs $\mathrm{T}_{\mathrm{A}}, \mathrm{T}_{\mathrm{B}_{1}}, \mathrm{~T}_{\mathrm{B}_{2}}, \mathrm{~T}_{\mathrm{C}}, \mathrm{T}_{\mathrm{D}_{1}}$ and $\mathrm{T}_{\mathrm{D} 2}$ (terminals $21,18,19,9,8$ and 7 ) The trigger inputs require a positive-going pulse.

From another DCD50

Triggering edge
Wiring capacitance $\mathrm{C}_{\mathrm{W}}$
$\frac{\mathrm{V}_{\mathrm{p}_{1}}=24 \mathrm{~V} \pm 10 \%}{\text { from } 0.3 \mathrm{~V} \text { to } 0.7 \mathrm{~V}_{\mathrm{p}_{1}}} \quad \frac{\mathrm{~V}_{\mathrm{p}_{1}}=24 \mathrm{~V} \pm 25 \%}{\text { from } 0.3 \mathrm{~V} \text { to } 0.8 \mathrm{~V}_{\mathrm{p}_{1}}}$
$\mathrm{C}_{\mathrm{w}}=\max . \quad 150 \mathrm{pF}$

From a PSR50 (output QT) or from a NOR unit

| $\mathrm{V}_{\mathrm{p}_{1}}=24 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{pl}}=24 \mathrm{~V} \pm 25 \%$ |
| :---: | :---: |
| from 0.3 V to $0.91 \mathrm{~V}_{\mathrm{p} 1}$ | from 0.3 V to $0.83 \mathrm{~V}_{1}$ |
| $\begin{array}{lrl} \max . & 1 & \text { D.U. } \\ \max . & 150 & \mathrm{pF} \end{array}$ | $\begin{array}{lrl} \max . & 2 & \mathrm{D} . \mathrm{U} . \\ \max . & 50 & \mathrm{pF} \end{array}$ |

Time data


Fall time of negative-going input pulse to NOR-unit $\mathrm{t}_{\mathrm{f}}=\max .2 \mu \mathrm{~s}$
Rise time of input pulse
to trigger input T of DCD50
from another unit than
those mentioned above
Pulse duration
$\mathrm{t}_{\mathrm{r}} \quad=\max . \quad 1 \mu \mathrm{~s}$

Recovery time
for inputs $\mathrm{T}_{\mathrm{A}}, \mathrm{T}_{\mathrm{C}}, \mathrm{T}_{\mathrm{D}_{1}}, \mathrm{~T}_{\mathrm{D}_{2}} \mathrm{t}_{\mathrm{rec}}=$ min. $10 \mu \mathrm{~s}$
$\mathrm{t}_{\mathrm{p}}+\mathrm{t}_{\mathrm{rec}}=\mathrm{min} . \quad 30 \mu \mathrm{~s}$
for inputs $\mathrm{T}_{\mathrm{B}_{1}}, \mathrm{~T}_{\mathrm{B}_{2}} \quad \mathrm{t}_{\mathrm{rec}}=\min .80 \mu \mathrm{~s}$, required at input: $1 \mathrm{D} . \mathrm{U}$.
$\mathrm{t}_{\text {rec }}=\min .40 \mu \mathrm{~s}$, with external resistor of $82 \mathrm{k} \Omega$ between K and 0 ; required at input: $2 \mathrm{D} . \mathrm{U}$.
$t_{\text {rec }}=\min .27 .5 \mu \mathrm{~s}$, with external resistor of $43 \mathrm{k} \Omega$ between K and 0 ; required at input: 3 D. U.

Noise margin 1.5 V

Common reset input $\mathrm{C}_{\mathrm{S}}$ (terminal 22) and preset inputs $\mathrm{S}_{\mathrm{A}}, \mathrm{S}_{\mathrm{B}}, \mathrm{S}_{\mathrm{C}}$ and $\mathrm{S}_{\mathrm{D}}$ (terminals 15, 12, 10 and 1.1)

Voltage LOW

$$
\begin{aligned}
& \mathrm{V}_{S}=\max . \quad 0.3 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{C}_{S}}
\end{aligned}
$$

## Voltage HIGH

$\mathrm{V}_{\mathrm{V}_{\mathrm{CS}}}=\min .0 .62 \mathrm{~V}_{\mathrm{P}_{1}}$
$\mathrm{I}_{\mathrm{S}}=\min .0 .24 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{S}}=13.4 \mathrm{~V}\right) ;$ EQUALS $1.5 \mathrm{D} . \mathrm{U}$.
$\mathrm{I}_{\mathrm{C}_{\mathrm{S}}}=\min .0 .96 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{C}_{\mathrm{S}}}=13.4 \mathrm{~V}\right)$; EQUALS 6 D. U .

## Resetting

When a DCD50 is used as a divider of 3,5 or 9 an inhibit pulse (HIGH level) must be applied to K (terminal 20) via a diode type BAX13 (cathode to K).

## Presetting

When a DCD50 is used as a divider of 3,5 or 9 and presetting via $\mathrm{S}_{\mathrm{D}}$ (terminal 11) is required, an inhibit pulse must be applied to $K$ (terminal 20) via a diode BAX13 (cathode to K).

When a DCD50 is used as divider of 6,10 and 12 and presetting via $S_{A}$ and $S_{D}$ (terminals 15 and 11) is required, an inhibit pulse must be applied to $K$ (terminal 20) via a diode BAX13 (cathode to K).

## Time data

The reset pulse and the preset pulse must not be applied at the same time.


Reset pulse duration
Preset pulse duration
Time delay between reset
(preset) pulse and trigger input signal
Time delay between end of reset pulse and end of preset pulse
${ }^{\mathrm{t}_{\mathrm{C}_{\mathrm{S}}}}=\min .20 \mu$ s per flip-flop
$\mathrm{t}_{\mathrm{S}}=\mathrm{min} . \quad 5 \mu \mathrm{~s}$
$\mathrm{t}_{\mathrm{r}-\mathrm{t}}=\min .30 \mu \mathrm{~s}$
$\mathrm{t}_{\mathrm{r}-\mathrm{p}}=\min .35 \mu \mathrm{~s}$

Inhibit pulse:
Voltage HIGH: $\mathrm{V}_{\text {inh }} \geq \mathrm{V}_{\mathrm{TB} 1}(\mathrm{~TB} 2)-1.5 \mathrm{~V}$
When inhibit pulses are applied the total reset time in a chain of dividers, built with the DCD50, can be reduced to $\mathrm{t}=(\mathrm{n}+1) 20 \mu \mathrm{~s}$, where $\mathrm{n}=$ maximum number of flipflops between two inhibited flip-flops.

## OUTPUT DATA

The outputs of the four flip-flops are $\mathrm{QA}_{A}, \overline{\mathrm{Q}_{\mathrm{A}}}, \mathrm{QB}_{\mathrm{B}}, \overline{\mathrm{QB}_{\mathrm{B}}}, \mathrm{Q}_{\mathrm{C}}, \overline{\mathrm{Q}_{\mathrm{C}}}, \mathrm{Q}_{\mathrm{D}}$ and $\overline{\mathrm{QD}_{\mathrm{D}}}$.
Voltage LOW
$\mathrm{V}_{\mathrm{Q}}=\max \cdot 0.3 \mathrm{~V}$
Voltage HIGH

Loadability

$$
\frac{V p_{1}=24 \mathrm{~V} \pm 10 \%}{6 \mathrm{D} . \mathrm{U} .} \quad \frac{\mathrm{Vp}_{1}=24 \mathrm{~V} \pm 25 \%}{4 \mathrm{D} . \mathrm{U}}
$$

Loadability at Vp1 $=24 \mathrm{~V} \pm 10 \%$

- Each output can be loaded with one trigger input of a NIC50.
- The outputs $\mathrm{Q}_{\mathrm{A}}, \mathrm{Q}_{\mathrm{B}}, \overline{\mathrm{QB}_{\mathrm{B}}}, \mathrm{Q}_{\mathrm{C}}$ and $\overline{\mathrm{Q}_{\mathrm{C}}}$ can be loaded with 6D. U . plus one trigger input of a next DCD50 (except $\mathrm{T}_{\mathrm{B}_{1}}$, and $\mathrm{T}_{\mathrm{B}_{2}}$ ) or with 4 D . U . plus one base input of a PSR 50.
- For further output data and maximum pulse repetition frequency, see table on next page.

Wiring capacitance at each output: $\mathrm{C}_{\mathrm{W}}=\max .150 \mathrm{pF}$

Note - For proper inhibiting of the trigger gate of the second flip-flop in the DCD50 the load at the inhibiting output must not exceed the load at the trigger input by more than 2 D.U.

|  | input |  | max. p.r.f. (kHz) |  |  | available output (D.U.) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| divider of | terminal | required (D.U.) | without resistor $\left.{ }^{*}\right) \quad \text { **) }$ | with $43 \mathrm{k} \Omega$ <br> *) **) | with $82 \mathrm{k} \Omega$ $\text { *) } \left.\quad{ }^{* *}\right)$ | $\mathrm{Q}_{\mathrm{A}}$ | $\overline{Q_{A}}$ | QB | $\overline{\mathrm{Q}_{\mathrm{B}}}$ | $\mathrm{Q}_{\mathrm{C}}$ | $\overline{\mathrm{Q}_{\mathrm{C}}}$ | QD | $\overline{\mathrm{Q}_{\mathrm{D}}}$ |
| 2 | $\begin{array}{r} 21 \\ 9 \\ 7-8 \\ 18 \end{array}$ | $\begin{aligned} & - \\ & - \\ & - \\ & 3 \\ & 2 \\ & 1 \end{aligned}$ | $\begin{array}{r} 30 \\ 30 \\ 30 \\ 12 \quad 6 \end{array}$ | $30 \quad 18$ | $22 \quad 12.5$ | 6 | 6 | 6 6 6 | 6 6 6 | 6 | 6 | 6 | 6 |
| 3 | 8-18 | $\begin{aligned} & 3 \\ & 2 \\ & 1 \end{aligned}$ | 126 | $30 \quad 18$ | $22 \quad 12.5$ |  |  | 6 6 6 | 6 6 6 |  |  | 3 4 5 | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ |
| 4 | $\begin{array}{r} 9 \\ 21 \end{array}$ |  | $30$ $12$ | 30 | 24 | 6 6 6 | 3 4 5 | 6 6 6 | 6 0 6 | 6 | 6 | 6 | 6 |
| 5 | 8-18 | $\begin{aligned} & 3 \\ & 2 \\ & 1 \end{aligned}$ | 126 | $30 \quad 18$ | $22 \quad 12.5$ |  |  | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 3 \\ & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ |
| 6 | 21 | - | 12 | $30$ | 24 | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 3 \\ & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ |  |  | 3 4 5 | $\begin{aligned} & \hline 6 \\ & 6 \\ & 6 \end{aligned}$ |
| 8 | 21 | - | 30 |  |  | 6 | 6 |  |  | 6 | 6 | 6 | 6 |
| 9 | 8-18 | $\begin{aligned} & 3 \\ & 2 \\ & 1 \end{aligned}$ | 126 | 3018 | $22 \quad 12.5$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 3 \\ & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ |
| 10 | 21 | - | 12 | 30 | 24 | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 3 \\ & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 3 \\ & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ |
| 12 | 9 | - | 24 |  | 30 | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 4 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 6 \\ & 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & \hline \end{aligned}$ | $6$ | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & \hline 6 \\ & 6 \\ & \hline \end{aligned}$ |
| 16 | 21 | - | $30 * * *)$ | 30 | 24 | $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 5 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ |

*) Input pulses according to "Time data".
**) Input pulses with $\frac{1}{2} \mathrm{~T}$ wave form.
***) Second flip-flop (B) is last in chain.

## Preset switch

For decoding the DCD50 in preset programmed counting systemsuse has to be made of the decoding switch 1248 N , catalogue number 431102782221 .

Note that:

- the outputs of the DCD50 have to be connected to the switch inputs as given below
- the internal resistance of the switch (terminal 12) has to be left floating.

| 1112 |
| :---: |
| 1 I |
| 11 |
| 1 I |
| 1 I |
| 11 |
| 11 |
| 11 |
| 11 |
| 1 I |
| I11 221 |

Note - The output (pole) of the decoding switch may directly be connected to one of the inputs of a NOR in the 4 . NOR5l unit.

# POWER SUPPLY UNIT <br> for 50-Series direct display counters 



RZ 24599-2
TECHNICAL PERFORMANCE
Operating ambient temperature range
-25 to $+65^{\circ} \mathrm{C}$
The unit is provided with a temperature fuse (F1).

## Input data

Input voltage
Input frequency
$110,120,130,220,230,240 \mathrm{Vac},+10 \%,-15 \%$
45 to 65 Hz

## Output data

Logic supply (VP1)
Output voltage
$+24 \mathrm{~V} \pm 5 \%$

Output current
Internal resistance
Ripple voltage
Temperature coefficient
Fusing
0 to 250 mA
$0.5 \Omega$
10 mV rms
$1 \mathrm{mV} / \mathrm{deg} \mathrm{C}$ (typical value)
easy replaceable fuse ( 630 mA slow, F3)
Provided with automatic short-circuit protection

## Numerical indicator tube supply (VP3)

Output voltage
Output current
Fusing
$+250 \mathrm{~V} \pm 18 \%$
max. 40 mA
easy replaceable fuse ( 100 mA slow, F2)


Circuit diagram

Terminal location
mains transformer

output terminals


Note - Both input and output terminals are suitable for direct soldered connections. MECHANICA L DATA

Housing
Cover
steel
perforated steel


Dimensions in mm, inch values between brackets

## EMPTY CASE ASSEMBLY

## Function

Empty case assembly for non-
standard circuits

## DESCRIPTION

For non-standard circuit configurations an empty case assembly comprising a plastic case, a general purpose printed-wiring board and a rear bar is available in the 50-Series.
With these items non-standard circuits can be built in a technology similar to that of all auxiliary modules in the range.


Dimensions in mm

Printed-wiring board material
hole diameter
grid pitch
contacts
glass-epoxy with 254 plated-through holes
$0.8 \underset{-0.05}{+0.2} \mathrm{~mm}$
2.54 mm ( 0.1 inch)

11; similar to those of all other 50 -Series modules

Note: On the next page the lay-out of the printed wiring (component side) is shown on a scale $3: 1$, which can be used as an aid for the designer.


## ACCESSORIES FOR COUNTER MODULES 50-SERIES

## MOUNTING ACCESSORIES

For mounting accessories the sections "INTRODUCTION" and "CONSTRUCTION" of 50-Series, General should be consulted.

## FLEXIBLE PRINTED WIRING



RZ 28179-3

The use of flexible printed wiring considerably shortens the time required to wire the modules, while allowing a neat and simple construction. Four types are available:

- Type HCS50, catalogue number 8222412 10291, for interconnecting the ten output terminals of counters NIC50 or RIC50 to the corresponding terminals of the thumbwheel switches, when the modules are mounted on a horizontal axis
- Type HSS50, catalogue number 8222412 10301, for interconnection between thumbwheel switches mounted on a horizontal axis
- Type VCS50, catalogue number 822241210310 for interconnecting counters NIC50 and RIC50 and the thumbwheel switches, when these modules are mounted on a vertical axis
- Type VSS50, catalogue number 822241210320 for interconnection between thumbwheel switches mounted on a vertical axis.
More complex installations, with combinations of vertical and horizontal mounting can be covered with the above four types of flexible printed wiring.


## STICKERS

Stickers are drawing symbols of 50 -Series modules printed on self-adhesive, trans parent material. They can be used for fast preparation of system drawings.
The stickers are available in sheets. Each sticker can be separately detached from the sheet, without cutting.

| sheet with modules <br> of type | catalogue number <br> for 50 sheets |
| :--- | :---: |
| NIC50 (4x) + SU50 (8x) | 432202670260 |
| LRD50 (3x) + PSR50 (2x) + |  |
| 3. NOR50 (3x)+4.NOR51 (2x) | 70270 |
| RIC50 (4x) + SU50 (8x) | 70430 |
| MID50 (8x) + SID50 (4x) | 70440 |
| PDU50A (9x) + PDU50B (3x) | 71910 |
| DCD50 | 71920 |

## NORBITS

## 60-Series and 61-Series



60-SERIES NORBITS

## INTRODUCTION

The 60 series, which uses NOR logic as a basis of operation, represents an important advance in static switching devices for industrial control systems. It comprises 7 circuit blocks having the following features in common:

- Single rail $24 \mathrm{~V} \pm 25 \%$ supply, allowing the use of an inexpensive power supply which helps to keep the cost down, particularly in small systems.
- Transfer moulded cases, giving optimum protection.
- Rigid terminals spaced at 0.2 in . pitch, permitting a variety of interconnection methods to be used (dip soldering, hand soldering, miniwire wrapping).
- Exceptionally good noise immunity.
- Easy to understand level logic, making it possible to carry out system tests with only a d.c. voltmeter.
- Silicon semiconductors throughout, ensuring reliable operation down to $-10{ }^{\circ} \mathrm{C}$ and up to $+70^{\circ} \mathrm{C}$.
- Low price.

Compatible input and output devices as well as a full range of mounting accessories are available.

The 60 series comprises the following types:

| 2.NOR 60 | Dual 4-input NOR gate |
| :--- | :--- |
| 4. NOR 60 | Quadruple $2 \times 2+2 \times 3$ input NOR gate |
| 2.IA 60 | Dual Inverter Amplifier |
| 2. LPA 60 | Dual Low Power Amplifier |
| TU 60 | Timer Unit |
| 2.SF 60 | Dual input Switch Filter |
| PA 60 | Power Amplifier |

## CONSTRUCTION

The circuit elements are housed in a transfer moulded encapsulation. The dimensions are as shown below. The pin connections for each unit are shown on the relevant data sheets. Pin numbering is moulded on both top and bottom of the unit. All pins are also accessible from the top of the unit to facilitate test requirements.

## Mounting

The units may be mounted on printed-wiring boards, and a range of these is available with suitable metal mounting chassis. They may also be clamped in the moulded Universal Mounting Chassis UMC 60 or fixed with 3 mm screws.

Dimensions in mm (inch equivalents within brackets)


Size A (types 2. NOR 60, 4.NOR 60, 2.IA 60, 2.LPA 60, 2.SF 60, TU 60)


Size B (type PA 60)

Terminals
Wrap tool
Wrap wire size
Weight, size A
size B
Colour coding
suitable for soldering and Miniwrap
Gardner Denver, bit number 506633
$0.3 \mathrm{~mm}\left(0.012^{\prime \prime}=28 \mathrm{U}\right.$. S. gauge $=30 \mathrm{~s} . \mathrm{w} . \mathrm{g}$.)
30 g approx.
85 g approx.
see data sheets of the units

## TEST SPECIFICATIONS

All units meet the following test specifications:

Test

| Dry heat life test | 56 days at max. diss. max. temp. check at: $0-10 / 14 d-56 d$. | Meth. 108A, <br> Cond. D; check at 0-10/ 14d-56d. |
| :---: | :---: | :---: |
| Long-term damp heat non operating | Test C, 56 days check at 0-10/14d56d. | Meth. 103B, <br> Cond. D; check at 0-10/ 14d-56d. |
| Long-term damp heat operating | Test C, 56d. min., diss., check at $0-10 / 14 \mathrm{~d}-56 \mathrm{~d}$. | ditto |
| Temp. cycle-test | Test Na, 30 min., 2-3 min in between; preferred: $-40^{\circ} \mathrm{C}$; $+85^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$. | Meth. 107B, <br> Cond. A: moderate temp. |
| Vibration | ```Test Fb; 10-500-10 Hz l octave/min ; ampl. 0.75 mm max.; 10 g max. 3x 3 hrs.``` | Meth. 204A, <br> Cond. A: 10-500-10 Hz: <br> 15 min ampl. 0.75 max ; <br> 10 g max. , 3 x 3 hrs . |
| Shock | - | Meth. 202B, 3 blows 50 g . |
| Robustness of terminations | Test $\mathrm{U}_{\mathrm{A}}+\mathrm{U}_{\mathrm{B}}$ | Meth. 211A + (B or C) |
| Solderability + solder heat | Test T; at 0 hr and at 56 d ; no electr. test | Meth. 210, at 0 hr and at 56d; no electr. test |

## CHARACTERISTICS AND DEFINITIONS

## AMBIENT TEMPERATURE LIMITS

Storage
Operating

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{amb}}=-10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{aligned}
$$

SUPPLY VOLTAGE ( $\mathrm{V}_{\mathrm{S}}$ )
Single rail, +24 V d.c. $\pm 25 \%$ ( 18 to 30 V ) or

$$
+12 \mathrm{~V}_{\mathrm{d} . \mathrm{c} .} \pm 5 \%(11.4 \text { to } 12.6 \mathrm{~V}) \text { at reduced ratings }
$$

## LOGIC LEVELS

The operation of the " 60 "-series is based on positive logic, i.e. " 1 " level is a positive voltage that is more positive than " 0 " level, and " 0 " level is independent of supply voltage.
Logic "1" depends upon supply and loading of the output of the logic functional block.

Levels with $\mathrm{V}_{\mathrm{S}}=24 \mathrm{~V} \pm 25 \%$

$$
\begin{aligned}
0 \mathrm{~V} & <" 0 "<+0.3 \mathrm{~V} \\
11.4 \mathrm{~V} & <" 1 "<\mathrm{V}_{\mathrm{S}}
\end{aligned}
$$

Levels with $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \pm 5 \%$

$$
0 \mathrm{~V}<" 0 "<+0.3 \mathrm{~V}
$$

$$
8.3 \mathrm{~V}<" 1 "<\mathrm{V}_{\mathrm{S}}
$$

## D. C. NOISE IMMUNITY

" 0 " level Immunity: A d.c. voltage of +1 V with respect to the 0 -volt line, applied to any one input (the other inputs floating) will not cause a change of output voltage. " 1 " level Immunity:
a. With a supply voltage of $24 \mathrm{~V} \pm 25 \%$ :

A variation of 2 V of the " 1 " input level will not cause a unit to change its output voltage.
b. With a supply voltage of $12 \mathrm{~V} \pm 5 \%$ :

A variation of 0.25 V of the " 1 " input level will not cause a unit to change its output voltage.
DRIVE UNIT: Drive required on one input of a NOR 60 (with all other inputs returned to 0 -volt line) to bring the output at " 0 " level (less than +0.3 V ).

FAN OUT: Number of drive units that can be delivered by a logic function without exceeding the " 1 " level limits as defined above.
The fan out actually indicates the number of NOR gates that can be driven into saturation (thereby bringing the respective outputs at " 0 " level).

## INPUT AND OUTPUT DATA

## EXTENSION OF THE DRIVE UNIT CONCEPT

System design is greatly simplified by expression of the input requirements and fan out capabilities of the various units in integral multiples of the D.U. To check that the loadability of a particular unit is not exceeded, simply add the number of D.U.'s present at its output.

## LOADING TABLE

The loading table shows the input requirements and output capability of the various units expressed in D.U.'s.

| unit | input | $\begin{gathered} \mathrm{V}_{\mathrm{S}}=24 \mathrm{~V} \pm 25 \% \\ \text { output } \end{gathered}$ | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \pm 5 \%$ |
| :---: | :---: | :---: | :---: |
| 2. NOR 60, per function | 1 D.U. | 6 D.U. | 4 D.U. |
| 4.NOR 60, per function | 1 D.U. | 6 D.U. | 4 D.U. |
| 2.IA 60, per function | 2 D.U. | 20 D.U. | 13 D.U. |
| 2.IA 60, connected as |  |  |  |
| Low Power Amp. | 2 D.U. | $\mathrm{R}_{\text {load }} \geq 300 \Omega$ | $\mathrm{R}_{\text {load }} \geq 150 \Omega$ |
| 2.LPA 60 per function | 2. D.U. | $\mathrm{R}_{\text {load }} \geq 300 \Omega$ | $\mathrm{R}_{\text {load }} \geq 150 \Omega$ |
| PA 60 | 1 D.U. | $\mathrm{R}_{\text {load }} \geq 30 \Omega$ | $\mathrm{R}_{\text {load }} \geq 13 \Omega$ |
| TU 60 | 1 D.U. | 5 D.U. | 3 D.U. |
| 2.SF 60, per filter | 100 V d.c. | 2 D.U. | 2 D.U. |

For matching non standard input signals to 60 -series inputs as well as matching non standard loads, the data sheets of the units give impedances and current requirements.

## DUAL FOUR INPUT NOR GATE

Function
Case

dual NOR (positive logic)<br>size: A; colour: black

## CIRCUIT DATA



Circuit diagram


Terminal location

| $1,2,3,4$ |  | input NOR 1 |
| ---: | :--- | ---: | :--- |
| 5 |  | $=$ output NOR 2 |
| 6 |  | $=$ n.c. |
| 7 |  | for supply NOR $1\left(V_{S}\right)$ |
| 8 |  | n.c. |
| 9 |  | 0 V common |
| $10,11,12,13$ | $=$ input NOR 2 |  |
| 14 |  | $=$ output NOR 1 |
| 15 |  | $=$ n.c. |
| 16 |  | for supply NOR $2\left(\mathrm{~V}_{\mathrm{S}}\right)$ |
| 17 |  | n.c. |



Drawing symbols

## CHARACTERISTICS

Supply current at $\mathrm{V}_{\mathrm{S} \text { nom }}$

$$
\text { at } V_{S \max }
$$

Input requirement
Output capability

| at $\mathrm{V}_{\mathrm{S}}=24 \mathrm{~V} \pm 25 \%$ | at $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \pm 5 \%$ |
| :---: | :---: |
| 3.2 mA | 1.6 mA |
| $\leq 4.2 \mathrm{~mA}$ | $\leq 1.8 \mathrm{~mA}$ |
| 1 D.U. | 1 D.U. |
| 6 D.U. | 4 D.U. |


|  | two <br> paralleled <br> inputs | three <br> paralleled <br> inputs | four <br> paralleled <br> inputs |  |
| :--- | :---: | :---: | :---: | :---: |
| Input impedance ${ }^{1}$ ) | $100 \mathrm{k} \Omega$ | $62 \mathrm{k} \Omega$ | $40 \mathrm{k} \Omega$ | $30 \mathrm{k} \Omega$ |
| Input current for " 0 " output $\left.\left.{ }^{1}\right)^{2}\right)$ | 0.13 mA | 0.125 mA | 0.11 mA | 0.1 mA |
| Switching speed |  |  |  |  |

Fall time defined below
Fall delay time defined below

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{f}} \leq 1.25 \mu \mathrm{~s} \\
& \mathrm{t}_{\mathrm{fd}} \leq 6 \mu \mathrm{~s}
\end{aligned}
$$



Fig. A
The fall time $t_{f}$ is defined as the time required for the output voltage $V_{\mathrm{O}}$ to change from $90 \%$ of its full value to 1 V after application of a step input, the output being loaded with $\mathrm{C}=200 \mathrm{pF}$ (see Fig. A).

[^46]

The fall delay time $\mathrm{t}_{\mathrm{fd}}$ is defined as the time between the 1 V points of the negativegoing input and output voltages of two cascaded NORs, each being loaded with $\mathrm{C}=200 \mathrm{pF}$ (see Fig.B).

LIMITING VALUES (Destruction may occur when these values are exceeded)
Supply voltage

$$
\mathrm{V}_{\mathrm{S}} \begin{aligned}
& \max . \\
& \min . \\
& \text { min } \mathrm{V} . \mathrm{d} . \mathrm{c} .
\end{aligned}
$$

Positive transient on $V_{S}$
Positive input voltage
Negative input voltage
$\max .10 \mathrm{~V}$ during $10 \mu \mathrm{~s}$
$+\mathrm{V}_{\mathrm{i}} \max .90 \mathrm{~V}$
$-V_{i} \max .18 \mathrm{~V}$

## QUADRUPLE $2 \times 2$ + $2 \times 3$ INPUT NOR GATE

Function
Case
quadruple NOR (positive logic)
size: A; colour: black

## CIRCUIT DATA



Terminal location
1, 2, 3
= input NOR 1
4 = output NOR 4
5 = output NOR 2
6, $8=$ input NOR 3
$7 \quad=$ for supply NOR $1\left(\mathrm{~V}_{\mathrm{S}}\right)$
$9 \quad=0 \mathrm{~V}$ common
10, 11, 12 = input NOR 2
13 = output NOR 3
14 = output NOR 1
15, 17 = input NOR 4
16 = for supply NOR 2, 3, $4\left(\mathrm{~V}_{\mathrm{S}}\right)$

The unit contains two identical 2-input and two identical 3-input NOR circuits. If any input of a NOR is at " 1 " level the output of that NOR will be at " 0 " level.

CHARACTERISTICS

$$
\text { at } V_{S}=24 \mathrm{~V} \pm 25 \% \quad \text { at } V_{\mathrm{S}}=12 \mathrm{~V} \pm 5 \%
$$

Supply current at $\mathrm{V}_{\mathrm{S} \text { nom }}$

$$
\text { at } \mathrm{V}_{\mathrm{s} \max }
$$

Input requirement
Output capability

| 3.2 mA | 1.6 mA |
| ---: | ---: |
| $\leq 4.2 \mathrm{~mA}$ | $\leq 1.8 \mathrm{~mA}$ |
| $1 \mathrm{D} . \mathrm{U}$. | $1 \mathrm{D} . \mathrm{U}$. |
| $6 \mathrm{D} . \mathrm{U}$. | $4 \mathrm{D} . \mathrm{U}$. |

two
single input
$90 \mathrm{k} \Omega$
0.13 mA
0.125 mA
$\mathrm{tf}_{\mathrm{f}} \quad \leq 14 \mu \mathrm{~s}$
tfd $\leq 26 \mu \mathrm{~s}$



The fall time $\mathrm{t}_{\mathrm{f}}$ is defined as the time required for the output voltage $\mathrm{V}_{\mathrm{O}}$ to change from $90 \%$ of its full value to 1 V after application of a step input, the output being loaded with $\mathrm{C}=200 \mathrm{pF}$ (see Fig. A).

[^47]

The fall delay time $\mathrm{t}_{\mathrm{fd}}$ is defined as the time betweeb the 1 V points of the negativegoing input and output voltages of two cascaded NORs, each being loaded with $\mathrm{C}=200 \mathrm{pF}$ (see Fig.B).

LIMITING VALUES (Destruction may occur when these values are exceeded)
Supply voltage

| $\mathrm{V}_{\text {S }}$ | $\begin{array}{lr} \max . & 30 \\ \min . & 0 \end{array}$ | $\mathrm{V}_{\mathrm{V}} . \mathrm{c} .$ |
| :---: | :---: | :---: |
|  | max. 10 | V for $10 \mu \mathrm{~s}$ |
| $+\mathrm{V}_{\mathrm{i}}$ | $\max .90$ | V |
| $-\mathrm{V}_{\mathrm{i}}$ | max. 24 | V |

## DUAL INVERTER AMPLIFIER

Function

Case

The unit comprises two identical Inverter Amplifiers. Use as a single inverting Low Power Amplifier is feasible.

Size:A; colour: blue
CIRCUIT DATA



Terminal location
1, 2, $3=n . c$.
4 = input IA 1
5 = output IA 2
6 = collector resistor IA 2
7 = n.c.
$8=$ base of IA 2 transistor
$9 \quad=0 \mathrm{~V}$ common
$10,11,12=n . c$.
13 = input IA 2
14 = output IA 1


Drawing symbols with important connections

To obtain the dual I.A., pin 17 should be connected to pin 9 and pin 6 to pin 5. A "l" level input (pin 4 or 13) will cause a " 0 " level output (pin 14 or 5-6 respectively).
To obtain the inverting L.P.A., pin 17 should be connected to pin 8 and the load connected between pins 5 and 16 . When pin 4 is at " 1 " level, pin 5 will be at " 0 " level.

Notes to the load of the L.P.A.

1. Care should be taken that the value of a varying load should not drop below the specified minimum.
2. Incandescent lamps have a "cold" resistance that is only a fraction of the value calculated from nominal voltage and current, so that turning on of the lamp may cause a surge current. It is advisable to use a pre-heating quiescent current to eliminate destructive surge currents.
3. Inductive loads will cause large voltage peaks upon switching off. To avoid destruction the load should be provided with a flywheeling diode, type BY126. The anode should be connected to pin 5, the cathode to pin 16 (positive supply).

CHARACTERISTICS

|  | at $\mathrm{V}_{\mathrm{S}}=24 \mathrm{~V} \pm 25 \%$ |  | at $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \pm 5 \%$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | per I.A. | as L.P.A. | per I.A. | as L.P.A. |
| Supply current at $\mathrm{V}_{\text {S nom }}$ | 10.9 mA | $\begin{aligned} & 10.9 \mathrm{~mA} \\ & \mathrm{I}_{\text {load }}=0 \mathrm{~mA} \end{aligned}$ | 5.5 mA | $\begin{aligned} & 5.5 \mathrm{~mA} \\ & \mathrm{I}_{\text {load }}=0 \mathrm{~mA} \end{aligned}$ |
| Supply current at $\mathrm{V}_{\mathrm{S}} \max$ and " 1 " input | $\leq 14.0 \mathrm{~mA}$ | $\begin{aligned} & \leq 114 \mathrm{~mA} \\ & \mathrm{R}_{\text {load }}=300 \Omega \end{aligned}$ | $\leq 5.9 \mathrm{~mA}$ | $\begin{aligned} & \leq 89.9 \mathrm{~mA} \\ & \mathrm{R}_{\text {load }}=150 \Omega \end{aligned}$ |
| Input requirement | 2 D.U. | 2 D.U. | 2 D.U. | 2 D.U. |
| Output capability <br> Minimum load resistance | 20 D.U. | $\begin{aligned} & 140 \text { D.U. }{ }^{\text {l }} \text { ) } \\ & 300 \Omega \text { ) } \end{aligned}$ | 13 D.U. | $150 \Omega^{\text {l }}$ ) |

Input impedance
Input current for "0" output of I.A. at $\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V}$
Switching speed
Fall time defined below
Fall delay time defined below

[^48]

The fall time $t_{f}$ is defined as the time required for the output voltage $V_{O}$ to change from $90 \%$ of its full value to 1 V , after application of a step input, the output being loaded with C $=200 \mathrm{pF}$ (see Fig.A).


The fall delay time $\mathrm{t}_{\mathrm{fd}}$ is defined as the time between the 1 V points of the negativegoing input and output voltages of two cascaded Inverter Amplifiers, each being loaded with 200 pF (see Fig.B).

LIMITING VALUES (Destruction may occur if these values are exceeded)

Supply voltage
Positive transient on $V_{S}$
Positive input voltage
Negative input voltage
Positive voltage at pin 8
Negative voltage at pin 8
$\mathrm{V}_{\mathrm{S}} \quad \begin{aligned} & \max . \\ & \min . \\ & \end{aligned} \quad 0 \mathrm{~V} \mathrm{~V}$ d.c.
$\max .10 \mathrm{~V}$ during $10 \mu \mathrm{~s}$
$+\mathrm{V}_{4},+\mathrm{V}_{13} \max .70 \mathrm{~V}$
$-\mathrm{V}_{4},-\mathrm{V}_{13} \max .16 \mathrm{~V}$
$+\mathrm{V}_{8} \quad \max .1 \mathrm{~V}$ via min. $500 \Omega$
$-\mathrm{V}_{8} \quad \max .5 \mathrm{~V}$

## DUAL LOW POWER AMPLIFIER

Function

- Case

The unit comprises two identical inverting Low Power Amplifiers
size: A; colour: blue

## CIRCUIT DATA




Terminal location

1, 2

$$
=n \cdot c
$$

3, 4
= input LPA2
5 = output LPA1
$6=$ n.c.
7 = for supply ( $\mathrm{V}_{\mathrm{S}}$ )
$8=$ n.c.
$9=0 \mathrm{~V}$ common
$10,11=$ n.c.
$12,13=$ input LPAI
$14=$ output LPA2
$15,16,17=$ n.c.

The load should be connected between pins 5 and 7 for LPA1 and between pins 14 and 7 for LPA2.
When the input ( $12 / 13$ or $3 / 4$ ) is at " 1 " level, the output ( 5 or 14 ) will be at less than 1 V . This being no true ." 0 " level, it is not recommended to use an LPA as a logic operator.

Notes to the loading

1. Care should be taken that the value of a varying load should not drop below the specified minimum.
2. Incandescent lamps have a "cold" resistance that is only a fraction of the value calculated from nominal voltage and current, so that turning on of the lamp may cause a surge current. It is advisable to use a pre-heating quiescent current to eliminate destructive surge currents.
3. Inductive loads will cause large voltage peaks upon switching off. To avoid destruction the load should be provided with a flywheeling diode, type BAX12. The anode should be connected to pin 5 (14), the cathode to pin 7 (positive supply).

## CHARACTERISTICS

Supply current at $\mathrm{V}_{\mathrm{S}}$ nom, $\mathrm{I}_{\text {load }}=0 \mathrm{~mA}$
Supply current at $\mathrm{V}_{\mathrm{S}} \max$ and " 1 " input,

$$
\mathrm{R}_{\text {load }}=300 \Omega
$$

$\mathrm{R}_{\text {load }}=150 \Omega$
Input requirement
Output capability
Min. load resistance

| at $\mathrm{V}_{\mathrm{S}}=24 \mathrm{~V} \pm 25 \%$ | at $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \pm 5 \%$ |
| :---: | :---: |
| 8 mA | 4 mA |
| $\leq 108 \mathrm{~mA}$ | - |
| - | $\leq 89.9 \mathrm{~mA}$ |
| $2 \mathrm{D} . \mathrm{U}$. | $2 \mathrm{D} . \mathrm{U}$. |
| 100 mA | 80 mA |
| $300 \Omega$ | $150 \Omega$ |

Input impedance
$45 \mathrm{k} \Omega$
Input current for " 0 " output at $\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V}$ 0.285 mA

Output voltage at " 1 " input
$<1 \mathrm{~V}$
$\rightarrow$ Switching speed

| Fall time (Fig. A) | $\mathrm{tf}_{\mathrm{f}}$ | $\leq 0.4 \mu \mathrm{~s}$ |
| :--- | :--- | :--- |
| Rise time (Fig.B and Fig. C) | $\mathrm{t}_{\mathrm{r}}$ | $\leq 2$ |
| Storage time (Fig.B and Fig.C) | $\mathrm{t}_{\mathrm{S}}$ | $\leq 10 \mu \mathrm{~s}$ |



Fig. A


Fig. $B$


Fig. C
LIMITING VALUES (Destruction may occur if these values are exceeded)
Supply voltage
$\mathrm{V}_{\mathrm{S}} \quad \begin{array}{lrl}\max . & 30 & \mathrm{~V}_{\mathrm{d}} . \mathrm{c} \\ \text { min. } & 0 & \mathrm{~V}\end{array}$
Positive transient on $\mathrm{V}_{\mathrm{S}}$
Positive input voltage
Negative input voltage

## TIMER

Function

Case

Gives an inverted output. The output of a " 1 " is delayed following a " 0 " input. No delay occurs when the input returns to " 1 "
Size: A; colour: red

## CIRCUIT DATA



With the input at " 1 " the capacitor $\left(\mathrm{C}_{\text {ext }}\right)$ is discharged. When the input goes to " 0 ", $\mathrm{TR}_{1}$ ceases to conduct so that the capacitor is allowed to slowly charge until the base potential of $\mathrm{TR}_{2}$ is exceeded. $\mathrm{TR}_{2}$ starts to conduct and provides base current for $\mathrm{TR}_{3}$, which speeds the turn-on of $\mathrm{TR}_{2}$. $\mathrm{TR}_{4}$ ceases to conduct and the output level changes from " 0 " to " 1 ". Positive feedback is provided via $D_{1}$ and $R_{7}$.


Terminal location

| $1=$ | input |
| ---: | :--- |
| $2,3=$ | n.c. |
| $4=$ | for external |
|  | capacitor |
| $5=$ | n.c. |
| $6=$ | see instructions |
|  | below |
| $7=$ | positive supply |
| $8=$ | n.c. |
| 9 | $=0 \mathrm{~V}$ common |

$10,11=n . c$.
12 = for external resistor
= n.c.
14 = output
15 = for external
resistor
$16=n . c$.
17 = see instructions below


Drawing symbol with significant connections

Instructions for connection of the supply
When $V_{S}=24 \mathrm{~V} \pm 25 \%$ : connect 6 and 7 , connect 15 and 17.

When $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \pm 5 \%$ : connect 15 and 7 , do not connect 6 and 17 .

## CHARACTERISTICS

Supply current at $\mathrm{V}_{\mathrm{S} \text { nom }}$

$$
\text { at } V_{S \max }
$$

Input requirement
Output capability
Input impedance
Input current for " 0 " output,

$$
\text { at } V_{\mathrm{S}}=30 \mathrm{~V}
$$

External resistance
External capacitance

| at $\mathrm{V}_{\mathrm{S}}=24 \mathrm{~V} \pm 25 \%$ | at $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \pm 5 \%$ |
| :---: | :---: |
| 6.9 mA | 1.9 mA |
| 10.1 mA | 2.1 mA |
| 1 D.U. | $1 \mathrm{D} . \mathrm{U}$. |
| $5 \mathrm{D} . \mathrm{U}$. | 3 D.U. |

$90 \mathrm{k} \Omega$
0.125 mA
$R_{\text {ext }} \min .100 \mathrm{k} \Omega, \max .1 \mathrm{M} \Omega$
$\mathrm{C}_{\text {ext }}$ requirement: leakage current $\max .100 \mathrm{nA}$ at 10 V (or leakage resistance min. $100 \mathrm{M} \Omega$ at 10 V )

Delay time (see Fig.A)
Max. change of delay time
with temperature
Switching speed
Fall time as defined below
Rise time as defined below
Timing requirements (see Fig.A)

## Set time

Recovery time
Start inhibit before end of delay
Inhibit duration
$\mathrm{t}_{\text {delay }}$ about $\mathrm{R}_{\text {ext }} \mathrm{C}_{\text {ext }}$ seconds $(\mathrm{M} \Omega \mathrm{x} \mu \mathrm{F})$
$-0.14 \% / \operatorname{deg} \mathrm{C}$
$\mathrm{t}_{\mathrm{f}} \quad \leq 1 \mu \mathrm{~s}$
$\mathrm{t}_{\mathrm{r}} \quad \leq 6 \mu \mathrm{~s}$
$\mathrm{t}_{\text {set }} \min .11 .9 \mathrm{C}_{\text {ext }} \mathrm{ms}\left(\mathrm{C}_{\text {ext }}\right.$ in $\left.\mu \mathrm{F}\right)$
$\mathrm{t}_{\mathrm{sec}}$ min. 11.9 $\mathrm{C}_{\text {ext }} \mathrm{ms}$
$\mathrm{t}_{\text {st inh }} \min .18 .9 \mathrm{C}_{\text {ext }} \mathrm{ms}$
$\mathrm{t}_{\text {inh }}$ min. 18.9 $\mathrm{C}_{\text {ext }} \mathrm{ms}$
(A shorter $\mathrm{t}_{\text {inh }}$ gives a shorter delay)


Fig.A


Fig. $B$

The fall time $t_{f}$ is defined as the time required for the output voltage $V_{O}$ to change from $90 \%$ of its full value to 1 V , after application of a step input and being loaded with $\mathrm{C}=200 \mathrm{pF}$ (see Fig.B).

The rise time $t_{r}$ is defined as the time required for the output voltage $V_{0}$ to change from 1 V to $90 \%$ of its full value, after application of a step input and being loaded with C $=200 \mathrm{pF}$ (see Fig.B).

LIMITING VALUES (Destruction may occur if these values are exceeded)

Supply
Positive transient on $V_{S}$
Positive input voltage
Negative input voltage
$\mathrm{V}_{\mathrm{S}} \begin{aligned} & \text { max. } \\ & \text { min. }\end{aligned} \quad 30 \mathrm{~V}_{\mathrm{d} . \mathrm{c}}$.
max. 10 V during $10 \mu \mathrm{~s}$
$+V_{1} \max .70 \mathrm{~V}$
$-\mathrm{V}_{1} \max .16 \mathrm{~V}$

## DUAL SWITCH FILTER

Function

Case

Dual switch filter for eliminating the effects of contact bounce of mechanical switches
size: A; colour: green

## CIRCUIT DATA



The circuit consists of two identical filters for minimising the effects of contact bounce and spurious interference on long leads between switch and system input. The switch filter also has the facility that 100 V are applied across the switch contacts, thus ensuring reliable switching.
The voltage divider enables the input to be presented with a high impedance load whilst the internal circuitry is presented with a lower impedance source. The time for which contact bounce is eliminated is determined by an external capacitor. The zener diode provides a threshold. The diode prevents that excessive base current is drawn from any driven NORBIT if a large negative voltage appears on the filter input. It also prevents that a reverse voltage is presented to the capacitor, which thus may be of a polarised type.


Terminal location

1 = input SFl
$2,3=n . c$.
4 = for external capac-
itor of SF1
5 = output SF2
$6,7=n . c$.
$8=0 \mathrm{~V}$ common
$9=$ n.c.

| $10=$ | input SF2 |
| ---: | :--- |
| $11,12=$ | n.c. |
| $13=$ | for external |
|  | capacitor |
|  | of SF2 |
| $14=$ | output SF1 |
| $15,16=$ | n.c. |
| $17=$ | 0 V common |
|  | (to be taken to |
|  | central earth |
|  | point) |



## Instructions

a. Capacitor working voltage $\geq 100 \mathrm{~V}$ d.c.
b. Mount the unit as close as possible to the logic system input.
c. The common 0 -volt line ( 8 or 17 ) must be returned to the central earth point of the system to avoid common impedance coupling.

Drawing symbols with capacitor

CHARACTERISTICS (per filter)
Input voltage for " 1 " out
Input current
'nput surge current peak
Output capability

$$
\begin{aligned}
& +100 \mathrm{~V} \pm 25 \% \\
& <3.3 \mathrm{~mA}
\end{aligned}
$$

Contact bounce elimination time

Switching speed ( C in $\mu \mathrm{F}$ ):

| Turn-on time | 41 C ms |
| :--- | :--- |
| Max. operating frequency <br> with 1:1 mark to space <br> ratio for circuit Fig.a | $\frac{6.3}{\mathrm{C}} \mathrm{Hz}$ |
| Ditto for Fig.b | $\frac{11.08}{\mathrm{C}} \mathrm{Hz}$ |

LIMITING VALUES (Destruction may occur if these values are exceeded)
Positive input voltage
Negative input voltage

$$
\begin{array}{llll}
+\mathrm{V}_{1},+\mathrm{V}_{10} & \max . & 125 \mathrm{~V} \\
-\mathrm{V}_{1},-\mathrm{V}_{10} & \text { max. } & 100 \mathrm{~V}
\end{array}
$$

## POWER AMPLIFIER

Function
Case

Power amplifier for load switching
size: B; colour: blue

## CIRCUIT DATA



The power amplifier consists of a Schmitt trigger followed by a buffer + driver stage, which provides adequate drive to the power transistor under all conditions of permissible supply voltage and input signal. The load should be connected between pin 13 and + of power supply. A " 1 " input will switch on the load current.

## Notes

1. Observe rules for $\mathrm{R}_{\text {load min }}$.
2. Incandescent lamps have a "cold" resistance that is only a fraction of the value calculated from voltage and current so that turning on of a lamp may cause a current surge. It is often advisable to use a preheating quiescent current to eliminate destructive surge currents.
3. Inductive loads will cause large voltage peaks at switching off. To avoid destruction of the output transistor the load should be shunted by a damping diode. By using diode type BAX12 a max. current of 1 A at 30 V in a load of 10 H can be switched off,while secondary breakdown is avoided.
(Connection of the diode: anode to pin 13, cathode to supply).
4. Pin 10 facilitates the connection of a 0 V load supply line which is separated from the 0 V logic supply line up to the power supply unit, by which means common wire impedance is avoided. Also, if a second power supply unit is used for the PA 60 , common impedance with the 0 V logic supply line should be avoided in the connecting wire necessary between pin 9 ( 0 V logic supply) and pin 10 ( 0 V supply of PA 60).

Terminal location


Drawing symbol with one of the necessary connections

## Additional instructions

a. If the input (pin 1 ) is driven by a standard " 1 " level from NOR 60, etc., connect pins 2 and 9.
b. If the supply voltage is $12 \mathrm{~V} \pm 5 \%$, connect a resistor of $330 \Omega$ between pin 6 and 8 , and a resistor of $1.5 \mathrm{k} \Omega$ between 15 and 17 ; both resistors $\pm 5 \%, \frac{1}{4} \mathrm{~W}$.
c. The metal centre part of the case is a heatsink connected to the collector of TR5; it should not be touched by electrical conductors.

## CHARACTERISTICS

Supply current at $\mathrm{V}_{\mathrm{S}}$ nom excluding $\mathrm{I}_{\text {load }}$

Supply current at $\mathrm{V}_{\mathrm{S} \max }$ excluding $\mathrm{I}_{\text {load }}$

Required load resistance
Required input

$$
\text { at } \mathrm{V}_{\mathrm{S}}=24 \mathrm{~V} \pm 25 \%
$$

$$
\text { at } \mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \pm 5 \%
$$

18.8 mA
15.1 mA

| $<26.2 \mathrm{~mA}$ | $<28.8 \mathrm{~mA}$ |
| :--- | :--- |
| $>30 \Omega$ | $>13 \Omega$ |

$>30 \Omega>13 \Omega$
1 D.U.
1 D.U.

For switching on load current
input voltage
input current, 2-9 connected
2-9 not connected

| $\frac{\text { at pin } 1}{8 \mathrm{~V}}$ | $\frac{\text { at pin } 3}{\left.1.6 \mathrm{~V}^{1}\right)}$ |
| :---: | :---: |
| $75 \mu \mathrm{~A}$ | $75 \mu \mathrm{~A}$ |
| - | $30 \mu \mathrm{~A}$ |

For switching off load current
input voltage $<2.5 \mathrm{~V}<0.65 \mathrm{~V}$
On-off input voltage difference,
$\mathrm{R}_{\text {source }}<56 \mathrm{k} \Omega$ $>0.32 \mathrm{~V}$

Switching speed
Fall time as defined below
Rise time as defined below

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{f}} \leq 1 \mu \mathrm{~s} \\
& \mathrm{t}_{\mathrm{r}} \leq 5 \mu \mathrm{~s}
\end{aligned}
$$

The fall time $\mathrm{t}_{\mathrm{f}}$ is defined as the time required for the output voltage to change from $90 \%$ to $10 \%$ of its full value, after application of a step input, at a supply voltage $\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V}$ and a load resistance $\mathrm{R}=30 \Omega$ shunted by $\mathrm{C}=200 \mathrm{pF}$ (see Figure).
The rise time $t_{r}$ is defined as the time required for the output voltage to change from $10 \%$ to $90 \%$ of its full value, after application of a step input, at a supply voltage $\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V}$ and a load resistance $\mathrm{R}=30 \Omega$ shunted by $\mathrm{C}=200 \mathrm{pF}$ (see Figure).

1) Via min. $500 \Omega$.


LIMITING VALUES (Destruction may occur if these values are exceeded)
Supply voltage(s)
Positive transient on $\mathrm{V}_{\mathrm{S}}$ driver stage
Positive transient on $V_{S}$ power stage $\mathrm{V}_{\mathrm{S}} \underset{\min .}{ } \begin{array}{rrr}30 & \mathrm{~V}_{\mathrm{d}} . \mathrm{c} . \\ \mathrm{max}\end{array}$ max. 10 V during $10 \mu \mathrm{~s}$
$\max . \quad 5 \mathrm{~V}$ during $10 \mu \mathrm{~s}$
Voltage at pin 1 (pins 2 and
9 connected)
positive
negative
Voltage at pin 3
positive
negative

61-SERIES NORBITS

## INTRODUCTION

The units of the 61 -Series have been designed as an extension to the NORbit range in order to facilitate using NORbits in thyristorized power control circuits. By doing so, designers can cut system costs considerably: for one thing, the number of external components necessary will be reduced to a bare minimum, for another, mounting costs can be kept low as all units are housed in the NORbit size A encapsulation, and thus fit into a UMC60 chassis or can be fixed on the special printedwiring boards for the 60 -Series.
Furthermore, all units in the 61 -Series offer the same outstanding features as those of the 60 -Series, the chief ones being:

- high noise immunity
- rugged encapsulation with rigid terminals
- ample accessories
- single-rail $24 \mathrm{~V} \pm 25 \%$ supply (except the DOA61)

Comprising the following units:
2. NOR61 Dual NOR-gate with diode-resistor networks

RSA61 Rectifier and synchronization assembly
UPA61 Universal power amplifier
DOA61 Differential amplifier
TT61 Dual thyristor trigger transformer, the Series may well be expected to find a large number of applications.
An important accessory to this range is the supply transformer ST61.
Wiring Layout Stickers for the 61 -Series are available under catalogue number 432202671981.

## UNIVERSAL POWER AMPLIFIER

Function

Case

1. D.C. switching amplifier.
2. Power oscillator for driving thyristor trigger transformers.
3. Phase shift module.
4. Current source for linear capacitor discharging.

Size: A; Colour: black.

## CIRCUIT DATA




Terminal location

1 = emitter resistance follower
2 = emitter output Schmitt trigger
3 = output Schmitt trigger
4 = complementary output Schmitt trigger
5 = Schmitt trigger base input
$6=$ power stage base input
7 = oscillator feedback input
8 = power stage output
$9=0 \mathrm{~V}$ common
10 = output emitter follower
11 = collector emitter follower
12 = base emitter follower
13 = restored "0" output Schmitt trigger
14 = input Schmitt trigger
$15=$ damping diode power stage
$16=$ supply voltage $+V_{s}$
17 = auxiliary resistor

## Notes

1. For applications as a power amplifier with a min. permissible load resistance of $90 \Omega$, connect pin 13 to pin 6. A "1" at pin 14 will switch on the load between pins 8 and 16 .
2. For applications as a power amplifier with a min. permissible load resistance of $48 \Omega$, connect pin 12 to 13,17 and 1 , connect pin 10 to 6 and pin 11 to 8 . A " 1 " at pin 14 will switch on the load between pin 8 and 16 .
3. The load should be connected between pins 8 and 16 . To avoid destruction resulting from large voltage peaks occurring at switching off of inductive loads, the damping diode in the circuit block has to be connected across the load ( 15 to 16 ).
4. Incandescent lamps have a "cold" resistance that is only a fraction of the value calculated from nominal voltage and current, so that turning on of the lamp may cause a surge current. It is advisable to use a pre-heating quiescent current to eliminate destructive surge currents.


Circuit diagram

## CHARACTERISTICS

Pins 6 and 13 connected, unless otherwise specified.
Supply
Supply current at
Iload $=0 \mathrm{~mA}$

| at $\mathrm{V}_{\mathrm{S}}=+24 \mathrm{~V} \pm 25 \%$ | at $\mathrm{V}_{\mathrm{S}}=+12 \mathrm{~V} \pm 5 \%$ |
| :---: | :---: |
| $\leq 25 \mathrm{~mA}$ | $\leq 9 \mathrm{~mA}$ |
|  |  |
| 650 mA |  |

[^49]Input
Drive at pin 14 for
switching on load current
Input impedance at pin 14
Input voltage for switching on load current at pin $5^{* *}$ ) at pin 14
Input voltage for switching off
load current at pin $5{ }^{* *}$ )
at pin 14
On-off input voltage difference,
$\mathrm{R}_{\text {source }}=2200 \Omega$, at pin 5 at pin 14
Max. source resistance for pin 5 for pin 14

Output
Min. load resistance

- connections Note 1
- connections Note 2

Output voltage at " 1 " input
at min. load resistance

- connections Note 1
- connections Note 2

Switching speed.
Switch off delay at 625 mA and 10 H with pin 15 connected to 16
Fall time
Rise time

## LIMITING VALUES

Supply voltage
Positive transient on $\mathrm{V}_{\mathrm{S}}$,
for $10 \mu \mathrm{~s}$
Input voltage at pin 14
Input voltage at pin 5
via min. $2200 \Omega$
Output current
for 20 ms
for 20 ms each second
$\mathrm{V}_{\mathrm{s}} \quad$ max. 30 V $\min . \quad 0 \mathrm{~V}$

| at $\mathrm{V}_{\mathrm{S}}=+24 \mathrm{~V} \pm 25 \%$ | at $\mathrm{V}_{\mathrm{S}}=+12 \mathrm{~V} \pm 5 \%$ |
| :---: | :---: |
| $\begin{aligned} & 2 \mathrm{D} . \mathrm{U} . \\ & 92 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 2 \mathrm{D} . \mathrm{U} . \\ & 92 \mathrm{k} \Omega \end{aligned}$ |
| $\begin{aligned} & \geq 8.2 \mathrm{~V} \\ & \geq 11.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \geq 4 \mathrm{~V} \\ & \geq 5.3 \mathrm{~V} \end{aligned}$ |
| $\leq 1.6 \mathrm{~V}$ | $\leq 1 \mathrm{~V}$ |
| $\leq 1.8 \mathrm{~V}$ | $\leq 1.2 \mathrm{~V}$ |
| $\leq 4.8 \mathrm{~V}$ | $\leq 2.0 \mathrm{~V}$ |
| $\leq 4.9 \mathrm{~V}$ | $\leq 2.1 \mathrm{~V}$ |
| $\begin{aligned} & 250 \mathrm{k} \Omega \\ & 200 \mathrm{k} \Omega \end{aligned}$ |  |
| $\begin{aligned} & 90 \Omega \\ & 48 \Omega \end{aligned}$ |  |
| $\begin{aligned} & \leq 0.3 \mathrm{~V} \\ & \leq 1.3 \mathrm{~V} \end{aligned}$ |  |


| $\mathrm{t}_{\mathrm{d}}$ |
| :--- |
| $\mathrm{t}_{\mathrm{f}}$ |
| $\mathrm{t}_{\mathrm{z}}$ |$\quad$| 480 ms |
| ---: |
| $\leq$ |$\quad 0.5 \mu \mathrm{~s}, ~ 10 \mu \mathrm{~s}$


| $\mathrm{V}_{\mathrm{s}}$ | $\max$. | 30 | V |
| :--- | :--- | ---: | :--- |
|  | $\min$. | 0 | V |

max. 10 V
$+V 14$ max. 70 V
$-\mathrm{V}_{14} \min .0 \mathrm{~V}$
+V5 max. 30 V
$-\mathrm{V}_{5}$ min. 0 V
$\max . \quad 5 \mathrm{~A}$
$\max$. 2 A
*) Connections as in Note 2
$\left.{ }^{* *}\right)$ Via min. $2200 \Omega$

## DUAL TRIGGER TRANSFORMER

Function

Case
CIRCUIT DATA

Matching the pulse output from a power amplifier (e.g. UPA61) to thyristor gates.
Size A; colour: black


Circuit diagram
2. Secondary winding $\mathrm{T}_{1}$ (cathode thyristor)
3. Secondary winding $\mathrm{T}_{1}$ (gate thyristor)
7. Secondary winding $\mathrm{T}_{2}$ (cathode thyristor)
8. Secondary winding $\mathrm{T}_{2}$ (gate thyristor)
10. Resistance connected to primary winding. $\mathrm{T}_{1}$
11. Primary winding $\mathrm{T}_{1}$ (driving source)
12. Primary winding $\mathrm{T}_{1}\left(+\mathrm{V}_{\mathrm{S}}\right)$
13. Not connected
14. Not connected


Terminal location
15. Primary winding $\mathrm{T}_{2}$ (driving source)
16. Primary winding $\mathrm{T}_{2}\left(+\mathrm{V}_{\mathrm{S}}\right)$
17. Resistance connected to primary winding $\mathrm{T}_{2}$

## CHARACTERISTICS

Frequency range
Turns ratio
primary: secondary
Inductance of primary winding
Leakage inductance referred to primary (secondary short-circuited)
Primary winding resistance at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$
Primary series resistor
Secondary winding resistance at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$
Output pulse in response to step input, circuit of Fig.A, Req $=15 \Omega$ : rise time (from 0.3 to 3 V )
pulse duration, $\mathrm{V}_{\text {pulse }}=3 \mathrm{~V} \quad{ }^{1}$ )
Output current at pins $2 / 3(7 / 8)$ at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ in response to step input at pins $10 / 12(16 / 17)$
(see Fig. A);

$$
\left.\begin{array}{rlrl}
\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}, \mathrm{~V}_{\text {pulse }}=3 & \mathrm{~V} & 1
\end{array}\right) \mathrm{R}_{\mathrm{eq}}=15 \Omega \mathrm{c}=100 \mathrm{~mA} .
$$

LIMITING VALUES
Primary switched voltage
across pins $10 / 12(17 / 16)$
Primary switched current
$82 \Omega$ internal, duty cycle 1:3 max.
$39 \Omega$ external, duty cycle 1:2 max.
D.C. test voltage between any pair of windings for 1 minute

Continuous working voltage

3 to 12.5 kHz

3: 1
$\geq 2.2 \mathrm{mH}$
$\leq 65 \mu \mathrm{H}$
$\leq 4 \Omega$
$82 \Omega$
$\leq 0.6 \Omega$
$\leq 0.6 \mu \mathrm{~s}$
$\geq 20 \mu \mathrm{~s}$
max. $30 \mathrm{~V}{ }^{2}$ )
$\max .170 \mathrm{~mA}$
$\max .200 \mathrm{~mA}$

3 kV
max. 500 V r.m.s.
$\left.{ }^{1}\right) V_{\text {pulse }}=$ Minimum mean pulse magnitude over $20 \mu \mathrm{~s}$, over Req.
${ }^{2}$ ) If the IJPA61 ceases to oscillate with the output transistor conducting, the primary series resistor may be damaged; circuit design must safeguard against this condition.

APPLICATION INFORMATION


Fig.A. Relaxation oscillator circuit ( 10 kHz )

## RECTIFIER AND SYNCHRONIZATION ASSEMBLY

Function

Case
CIRCUIT DATA



Terminal location
$1=$ A.C. input from supply transformer
2 = Synchronization voltage
3 = Synchronization voltage
$4=$ Cathode $\mathrm{D}_{2}$
$5=$ Output rectifier bridge
$6=$ Cathode $\mathrm{D}_{1}$
$7=+12 \mathrm{~V}$ output voltage
$8=-12 \mathrm{~V}$ output voltage
$9=0 \mathrm{~V}$ from common supply
$10=$ A.C. input from supply transforme:
11 = Synchronizing resistor output
$12=$ Anode D2
$13=$ Resistor output cathode $\mathrm{D}_{2}$
$14=$ Anode $\mathrm{D}_{1}$
$15=+12 \mathrm{~V}, 150 \mathrm{k} \Omega$ source
$16=+24 \mathrm{~V}$ output voltage
$17=+12 \mathrm{~V}, 100 \mathrm{k} \Omega$ source

## CHARACTERISTICS

Input

$$
\begin{array}{ll}
\text { A.C. input voltage (r.m.s.) } & 2 \times 20 \mathrm{~V}(+10,-15 \%) \\
\text { A.C. input current } & 375 \mathrm{~mA} \mathrm{max} . \\
\text { Frequency } & 50-60 \mathrm{~Hz} \\
\text { Source resistance } & 1 \Omega \mathrm{~min} . \\
& 4 \Omega \max .
\end{array}
$$

## Outputs

| Pin number <br> (9 connected to <br> c.t. transformer) | Voltage | Current |
| :--- | :---: | :---: |
| 16 | +18 to +30 V |  |
| 7 | +11 to +15 V |  |
| 8 | -11 to -15 V | $\leq 220 \mathrm{~mA}$ |

In order to obtain the outputs specified, smoothing capacitors are required:

1. a $680 \mu \mathrm{~F}(-10,+50 \%), 40 \mathrm{~V}$, capacitor connected between pins 16 and 9 to smooth the +24 V and +12 V .
2. a $100 \mu \mathrm{~F}(-10,+50 \%), 40 \mathrm{~V}$, capacitor connected between pins 5 and 9 to smooth the -12 V .

## Additional components

$R$ : $2.2 \mathrm{k} \Omega$; max. voltage 30 V r.m.s.
D2 : max. reverse voltage 30 V ;
max. forward current 200 mA
D1 : nom. zener voltage 6.8 V ; max. dissipation 60 mW

## LIMITING VALUES

Input voltage $2 \times 22 \mathrm{~V}$ r.m.s.

## APPLICATION INFORMATION

1. The output current of the -12 V output can be increased to 7 mA by connecting pin 4 to 5 and pin 8 to 13 .
2. A mains synchronization signal is available at pin 11 when pins 3 and 2 are joined. The output at pins 2 and 3 takes the form of a zero voltage when the a.c. driving voltage passes through zero. At all other times a positive voltage is present on pins 2 and 3.

## DUAL NOR-GATE WITH DIODE-RESISTOR NETWORKS

Function

Case

Dual two-input transistor-resistor NORgate with diode gating facilities incorporated; specifically applicable as a d.c. counting/shifting stage.

Size: A; colour: black.

CIRCUIT DATA


Quick reference circuit diagram
1 = Input NOR 2
2 = Cathode diode $\mathrm{D}_{4}$
3 = Anode diode $\mathrm{D}_{3}$
4 = Gate resistor
5 = Output NOR 2
6 = Input NOR 1
$7=$ Anode diode $\mathrm{D}_{2}$
$8=$ Anode diode $\mathrm{D}_{1}$
$9=0 \mathrm{~V}$ common supply
$10=$ Input NOR 1
$11=$ Cathode diode $\mathrm{D}_{3}$
$12=$ Anode diode $\mathrm{D}_{4}$
13 = Input NOR 2
14 = Output NOR 1
$15=$ Cathode diode $\mathrm{D}_{2}$
$16=+\mathrm{V}_{\text {s }}$ supply for NOR 1 and NOR 2
$17=$ Cathode diode $\mathrm{D}_{1}$




7259198
Circuit diagram

CHARACTERISTICS

Supply current at $V_{S}$ nom

$$
\text { at } V_{s \max }
$$

Input requirement
Output capability

Input impedance ${ }^{1}$ )
Input current for " 0 " output ${ }^{1}$ ) ${ }^{2}$ )

| at $\mathrm{V}_{\mathrm{S}}=24 \mathrm{~V} \pm 25 \%$ | at $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \pm 5 \%$ |
| :---: | :---: |
| 5.6 mA | 2.8 mA |
| 7.2 mA | 3.1 mA |
| 2 D.U. | $2 \mathrm{D} . \mathrm{U}$. |
| 10 D.U. | $6 \mathrm{D} . \mathrm{U}$. |


| pins | pins | pins 6, 10 and |
| :---: | :---: | :---: |
| 6,13 | 10,1 | 13,1 in parallel |
| $63 \mathrm{k} \Omega$ | $47 \mathrm{k} \Omega$ | $32 \mathrm{k} \Omega$ |
| $92 \mu \mathrm{~A}$ | $86 \mu \mathrm{~A}$ | $75 \mu \mathrm{~A}$ |

Switching speed
Fall time
Fall time

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{f}} \leq 1.5 \mu \mathrm{~s} \\
& \mathrm{t}_{\mathrm{fd}} \leq 6 \mu \mathrm{~s}
\end{aligned}
$$

## Diode-resistor networks

Resistors R ( $22 \mathrm{k} \Omega$ ) can be used as a load of 4 D.U. in a logic Norbit system.

[^50]
## LIMITING VALUES

Supply voltage $\quad V_{S}$
Positive transient on $V_{S}$
Positive input voltage $+\mathrm{V}_{\mathrm{i}}$
Negative input voltage $-V_{i}$
Reverse voltage of diodes
Forward current of diodes
Repetitive peak forward current of diodes

Dissipation of resistor $R$
$\max . \quad+30 \mathrm{~V}$
min. $\quad 0 \mathrm{~V}$
$\max$. $\quad 10 \mathrm{~V}$ for $10 \mu \mathrm{~s}$
$\max . \quad 70 \mathrm{~V}$
$\max . \quad 15 \mathrm{~V}$
$\max . \quad 50 \mathrm{~V}$
$\max . \quad 75 \mathrm{~mA}$
max. 150 mA
$\max . \quad 50 \mathrm{~mW}$

## DIFFERENTIAL AMPLIFIER

Function

## Case:

CIRCUIT DATA


Quick reference circuit diagram amplifier incorporated.

Size: A; colour: blue

Amplification, loop shaping and comparison with reference signals in analogue closed-loop systems. Many other applications are possible with the operational


2 = inverting input operational amplifier
3 = non-inverting input operational amplifier
$4=$ gain selection (100 x)
$5=n . c$.
$6=$ negative supply voltage $\mathrm{V}_{\mathrm{N}}$
$7=n . c$.
$8=n . c$.
$9=0 \mathrm{~V}$ common
$10=$ inverting input difference amplifier
Terminal location $\quad 11=$ non-inverting input difference amplifier
$12=$ gain selection ( 10 x )
$13=100 \mathrm{k} \Omega$ non-inverting input operational amplifier
14 = output and gain selection
$15=\mathrm{n} . \mathrm{c}$.
$16=$ positive supply voltage $V_{p}$
$17=n . c$.

## CHARACTERISTICS

## Ambient temperature range

Operating
Storage

$$
\begin{array}{r}
0 \text { to }+70^{\circ} \mathrm{C} \\
-40 \text { to }+85^{\circ} \mathrm{C}
\end{array}
$$

## Power Supply

Supply voltages

Supply currents for
I load $=0 \mathrm{~mA}$

$$
\begin{array}{l|l}
\mathrm{V}_{\mathrm{p}}=+12 \mathrm{~V} & \mathrm{~V}_{\mathrm{p}}=+15 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{N}}=-12 \mathrm{~V} & \mathrm{~V}_{\mathrm{N}}=-15 \mathrm{~V} \\
\mathrm{I}_{\mathrm{p}}=2.2 \mathrm{~mA} & \mathrm{I}_{\mathrm{p}}=2.7 \mathrm{~mA} \\
\mathrm{I}_{\mathrm{N}}=2.2 \mathrm{~mA} & \mathrm{I}_{\mathrm{N}}=2.7 \mathrm{~mA}
\end{array}
$$

The circuit has been protected against reverse connection of supply voltages.

## Voltage gain

With feedback, from input (pin 10)
to output (pin 14)
a. pin 12 connected to pin 14
10 x
b. pin 12 connected to pin 4 100 x

Without feedback, from input (between pins 2 and 3) to
output (pin 14) - typical
32000
45000

## Frequency response

The operational amplifier has a frequency response of $6 \mathrm{~dB} /$ oct, with unity gain bandwidth (for
small signals)

1 MHz
3 dB down frequency for gains of 10 and 100 (at rated output voltage swing) 10 kHz

Rejection ratio
Connected as a difference amplifier with gain of 10 (inputs pin 10 and 11)

- of supply voltage variations
to be established
- of common mode signals
to be established


## Input

Minimum input voltage range, when
connected as a difference amplifier
with a gain of 10 (input pins 10 and 11) $\pm 13 \mathrm{~V} \mid \pm 17 \mathrm{~V}$
Circuit has been protected against too high voltages between the inputs of the operational amplifier.

Input resistance

$$
\begin{array}{lr}
\text {-inverting input (pin 10) } & 10 \mathrm{k} \Omega \\
\text {-non-inverting input (pin 11) } & 110 \mathrm{k} \Omega
\end{array}
$$

Input voltage offset
Initial offset can be adjusted to zero with a potentiometer of $100 \mathrm{k} \Omega$ connected between 0 V line and positive supply voltage and the wiper connected to pin 1.

Equivalent input voltage offset
drift with temperature (typ.)

$$
10 \mu \mathrm{~V} / \operatorname{degC}
$$

Output
Minimum output voltage swing
at $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$
at $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$
Output current

| $\pm 9 \mathrm{~V}$ | $\pm 11 \mathrm{~V}$ |
| :--- | :--- |
| $\pm 7 \mathrm{~V}$ | $\pm 9 \mathrm{~V}$ |
| $\geq 5 \mathrm{~mA}$ | $\geq 6 \mathrm{~mA}$ |

Output resistance
for a gain of 10
for a gain of 100
Maximum capacitive load

$$
\begin{aligned}
& \leq 0.3 \Omega \\
& \leq \quad 3 \Omega
\end{aligned}
$$

1 nF
Slewing rate (change of output
voltage in response to step input voltage)
to be established

The output may be shorted to earth for any length of time.

## APPLICATION INFORMATION

As shown, the DOA61 consists of an operational amplifier and feedback networks for closed loop gains of 10 and 100 times. Other gains can be obtained by applying one or more external resistors.

According to operational amplifier theory the transfer function of an amplifier with feedback networks as shown in the circuit diagram is given by

$$
\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{2} \frac{\mathrm{R}_{\mathrm{o}}}{\mathrm{R}_{1}} \cdot \frac{\mathrm{R}_{1}+\mathrm{R}_{\mathrm{f}}}{\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{2}}-\mathrm{V}_{1} \frac{\mathrm{R}_{\mathrm{f}}}{\mathrm{R}_{1}} \text { (See circuit below) }
$$



For $\frac{R_{0}}{R_{2}}=\frac{R_{f}}{R_{1}}$ the function can be simplified to: $V_{0}=\frac{R_{f}}{R_{1}}\left(V_{2}-V_{1}\right)$ Networks incorporated into the circuit block ace providing a difference amplifier, with a gain of 10 x .

## ACCESSORIES FOR NORBITS

## BREADBOARD BLOCK for 60-series NORBITS



RZ 27447-18

## APPLICATION

The "Breadboard Block", BB60, has been produced as an aid to 60-Series logic system design. Each block takes one size A unit from the 60-Series, and each block can be firmly locked on any of its edges to another BB60 block, thus a breadboard base can be built up to accommodate any size and complexity of logic circuit, interconnections being simply made with hook-up wire plugged into cup-shaped contacts. The BB60 blocks are ideal as experimenting and teaching aids. For instance, with four units 4. NOR60, one unit TU60 and one unit 2. LPA60 mounted on a base of six blocks BB60, it is easy to realize a large number of instructive logic circuits. Such a base of six blocks can be mounted in the Universal Mounting Chassis UMC60.

DESCRIPJION

(Dimensions in mm)
The right figure shows the underneath of the block with the $2 \times 17$ soldering lugs; the 60 -Series units can be soldered directly onto these lugs. In the top view the cupshaped contacts are visible; interconnecting wires or discrete components such as resistors can be plugged in on this side. There are two contacts for each terminal of a 60-Series unit, which facilitates multiple connections.

Body material
Contacts

Weight
Delivery
rigid grey plastic
cup shaped, silver plated,suited for wires up to 1 mm diameter
20 g
in packs of six, plus six sheets of wiring lay-out stickers for the 60 -Series units.

The stickers are drawing symbols on self-adhesive transparent material, and they can be stuck to the top side of the breadboard blocks or be used for circuit drawings. The catalogue No. of a sheet is 939926915301.

## EXPERIMENTERS' PRINTED-WIRING BOARD

Experimenters' printed-wiring board (with extractor) with plated-through holes suitable for 60 -series NORBITS. It fits mounting chassis 432202638240 .


Accommodation of NORBITS

Material of version GPB 60
of version GPB 60/P
Hole diameter
Contacts
Mating connector

size $A+\operatorname{size} B($ PA 60)

| 10 | 0 |
| ---: | ---: |
| 8 | 1 |
| 6 | 2 |
| 3 | 3 |
| 0 | 4 |

glass -epoxy
phenol paper
1.2 mm
$2 \times 23$, gold plated, pitch $0.2^{\prime \prime}$
242202052591 (type F045)

For more information, see Application Note "Printed-wiring boards for 60 -series Norbit Assemblies", No. 32/522/BE.

## LOGIC SUPPLY UNIT



RZ 27077-11
RZ 27077-8
LSU60 mounted in UMC60

## APPLICATION

The LSU60 is a power supply unit for small systems with 60 -series Norbits. It is intended to be mounted in the universal mounting chassis UMC60. There is a version for 220 V mains (4332000 01000) and one for 110 V mains (433200001010).

## DESCRIPTION

The unit takes the same place as a size B Norbit block (PA60). To mount the unit in the UMC60, the material between the two adjacent size A holes in the chassis should be removed, after which the unit can be fixed with 4 self-tapping screws.
Slots in the board of the LSU60 facilitate the connection of the input voltage and the output voltage to the Fastons of the UMC60, for external connection to the chas sis. The other three pairs of output terminals are soldering tags intended for connection to Norbit blocks on the chassis. A 250 mA fuse ( F ) is insertedin the secondary part of the circuit. Its catalogue number is 482225320011.

## $\underline{\text { Circuit }}$



Transformer of 110 V version changed for 220 V .

## Outline and connections

Dimensions in mm


## ELECTRICAL DATA

Input voltage
version 433200001000
version 433200001010
Input frequency
Output voltage at 0 mA at 150 mA
Temperature range
Test voltage for 1 min , across input terminals and earth across output terminals and earth

220 V a.c., $+10 \% .-15 \%$
110 V a.c. , $+10 \%,-15 \%$
45 to 400 Hz
$<30 \mathrm{~V}$ d.c.
$>18 \mathrm{~V}$ d.c.
-10 to $+70^{\circ} \mathrm{C}$
2 kV r.m.s.
2 kV r.m.s.

### 0.5 A MAINS FILTER



RZ 22748-2

## APPLICATION

This mains filter is intended for use between mains supply connection terminals and the mains inputs of control systems consuming less than 0.5 Amp . to provide an attenuation of minimum 50 dB for frequencies between 100 kHz and 10 MHz .

## CONSTRUCTION

Unit is potted in a metal housing.
Dimensions in mm


Weight: 280 g

TECHNICAL PERFORMANCE

## Attenuation

Maximum a.c. input voltage
Maximum a.c. input current
Test voltage for 1 min
a) across input terminals
b) across input terminal and case

Operating temperature range
Storage temperature range

$$
\begin{aligned}
& \geq 50 \mathrm{~dB} \\
& 250 \mathrm{~V} \\
& 0.5 \mathrm{~A} \\
& \\
& 2 \mathrm{kV} \\
& 2 \mathrm{kV} \\
& -25 \text { to }+70{ }^{\circ} \mathrm{C} \\
& -40 \text { to }+85 \circ^{\circ} \mathrm{C}
\end{aligned}
$$

Minimum attenuation


Circuit diagram


## 2A MAINS FILTER



## APPLICATION

This mains filter is intended for use between mains supply connection terminals and the mains inputs of control systems consuming less than 2 A to provide an attenuaof minimum 50 dB for frequencies between 300 kHz and 15 MHz .

## CONSTRUCTION

Unit is potted in a metal housing.
Dimensions in mm


Weight: 570 g

## TECHNICAL PERFORMANCE

Attenuation
Maximum a.c. input voltage
$\geq 50 \mathrm{~dB}$
Maximum a.c. input current
250 V
Test voltage for 1 min
a) across input terminals

2 A
b) across input terminals and case

2 kV
Operating temperature range
2 kV
Storage temperature range
-25 to $+70{ }^{\circ} \mathrm{C}$
-25 to $+85^{\circ} \mathrm{C}$
Minimum attenuation


Circuit diagram


## POWER SUPPLY UNITS for 60-series NORBITS


(Cap removed from unit.)
RZ 23469-1

Input voltage
Input frequency
Output
Additional output PSU 61
Operating ambient temperature
$240,230,220,120$ or $100 \mathrm{~V}_{\mathrm{ac}},+10 \%,-15 \%$
47 to 440 Hz
$<30 \mathrm{~V}$ at $0 \mathrm{~mA},>18 \mathrm{~V}$ at 500 mA (for logic supply)
$+100 \mathrm{~V} \pm 25 \%$ at 0 to 25 mA (for Switch Filters)
-10 to $+60^{\circ} \mathrm{C}$


Dimensions in mm, inch values between brackets.
Case: aluminium

## EXPERIMENTERS' PRINTED-WIRING BOARDS for 60 -series NORBITS

Experimenters' printed-wiring boards (with extractor) with plated-through holes, and 0 -volt supply line tracks for pins 9 and 16. They fit mounting chassis 4322026 38230.


Accommodation
Material of version 432202638790 of version 432202638800

Hole diameter
Contacts
Mating connectot

ten blocks size A
glass -epoxy (PWB 60)
phenol paper (PWB 60/P)
1.3 mm
$2 \times 22$, gold plated, pitch $0.156^{\prime \prime}$
types F047, F050, F053

For more information, see Application Note "Printed-wiring boards for 60 -series Norbit Assemblies'", No. 32/522/BE.

## EXPERIMENTERS' PRINTED-WIRING BOARDS for 60-series NORBITS

Experimenters' printed-wiring boards (with extractor) with plated-through holes, and 0 -volt supply line tracks for pins 9 and 16. They fit mounting chassis 4322026 38240 .


## Accommodation

Material of version 432202638810 of version 432202638820

Hole diameter
Contacts
Mating connector

ten blocks size A
glass-epoxy (PWB 61)
phenol paper (PWB 61/P)
1.3 mm
$2 \times 23$, gold plated, pitch $0.2^{\prime \prime}$
242202052591 (type F045)

For more information, see Application Note "Printed-wiring boards for 60 -series Norbit Assemblies", No. 32/522/BE.

## PRINTED-WIRING BOARD for 60-series NORBITS

Printed-wiring board with plated-through holes, extractor and complete F054 connector, of which the female part has been soldered to the board. All terminals of any Norbit mounted on the board are brought out. The 0 -volt pins and the positive supply pins have been tracked together for all Norbits.
The board fits the miniature mounting chassis 432202638250 .
The board is especially useful for systems where a small number of types (board + blocks) is essential with a view to replacement.


Accommodation

## Material

Hole diameter
Connector
type
contacts
contact pitch
terminations

size A + size B (PA60)

| 4 | 0 |
| :--- | :--- |
| 2 | 1 |
| 0 | 2 |

glass-epoxy
1.2 mm

F054 (2422 025 89082)
$2 \times 32$
2.54 mm ( $0.1^{\prime \prime}$ )
suitable for mini wire-wrapping

## INTERCONNECTION DIAGRAM

The designer of an electronic circuit with Norbits mounted on PWB62 boards, can easily derive the necessary connecting instructions from the diagram depicted on the next page. With this diagram he can indicate the connections that are to be made. The diagram gives the numbers of the terminals of the circuit block, its position on the PWB62 and the numbers of the connector terminals (see photograph below).
The thin lines in the diagram represent the tracks of the printed circuit on the PWB62, so they indicate the interconnections between the Norbit terminals, and the connector pins.

All the designer has to do is to draw the connections which should be made by the wire man (see thick lines on the second diagram).

As an example we give an alarm circuit of which the designer has drawn the diagram in the upper part, and has indicated for the wire man on the lower part the external interconnections to be made. Moreover, outside the diagram the necessary connections to be made the supply with unit, the oscillator, switches, and so on, are indicated by the arrows.

In this way the design engineer can draw the electronic circuit and the associated assembly instructions in one diagram.


Connector pin numbering as used in Interconnection Diagram.
Interconnection diagram (containing track data)
See example next page.


[^51]
## PWB 62

Example

${ }^{2}$ ) Pin number of male F054 connector (se photograph) to which track on the "solder side" (bearing no type number) is
3) Pin number of male F054 connector (see photograph) to which track on the "components side" (bearing type number) is connected.

## PRINTED-WIRING BOARD for UMC60



Single-sided printed-wiring board (with holes) intended for use in a Universal Mounting Chassis UMC 60.
Tracks have been laid such that only short jumpers need be used to obtain all kinds of logic functions with Norbits.

| Accommodation (60-series blocks) | 6 size A <br> or 4 size A +1 size B (PA60) <br> or 2 size A +2 size B <br>  <br>  <br> or 3 size B <br> Material <br> Board thickness <br> Hole diameter0.8 mm$\quad 1.2 \mathrm{~mm}$ |
| :--- | :--- |

## THYRISTOR TRIGGER TRANSFORMER



A 51993

## APPLICATION

The TT60 can produce, in conjunction with the power amplifier PA60, two pulsecurrents of up to 400 mA . This is sufficient gate current to trigger a pair of practically any type of thyristor.

## DESCRIPTION

The transformer has been encapsulated in a mould.
A threaded stud permits the unit to be fixed to a support (This may be the thyristor heat sink, to obtain short gate and cathode leads).

For the hand soldering of wires to the pins 7 wire spirals, catal. No. 402222064781 , are packed with the transformer.

## Dimensions in mm




Drawing symbol

Weight: 80 g approx.

## TECHNICAL PERFORMANCE

Turns ratio
primary: $\sec _{1}: \sec _{2} \quad 3: 1: 1$
Inductance of primary winding $\quad \geq 6 \mathrm{mH}$
Leakage inductance referred to primary
(both secondaries short-circuited)
$\leq 18 \mu \mathrm{H}$
Primary winding resistance at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \quad \leq 0.5 \Omega$
Secondary winding resistance at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \quad \leq 0.1 \Omega$
Test voltage between the windings for 1 minute 5 kV

Output pulse in response to step input,
circuit of Fig.A, $R_{e q}=13 \Omega$ :
rise time
pulse duration
$\leq 0.75 \mu \mathrm{~s}$
$\geq 20 \mu \mathrm{~s}$
Operating ambient temperature
-10 to $+8 .{ }^{\circ} \mathrm{C}$
Storage temperature
-40 to $+85^{\circ} \mathrm{C}$

## APPLICATION INFORMATION

## Pulse amplifier circuit



Fig. A
Note that terminal 2 of the PA60 is used for the pulse input.
Relaxation oscillator circuit


Fig. B
Fig.B shows the PA60 as a 10 kHz oscillator controlled by phase shift module PSM40. Oscillation commences with the level "high" ( +12 V ) on terminal 2 of the PA60, ceasing when it becomes "low" ( 0 V ).

## UNIVERSAL MOUNTING CHASSIS for 60-series NORBITS



RZ $26441-7$

## APPLICATION

Low cost mounting facility for:

> 6 size A blocks, or 4 size A blocks and 1 size B block (PA 60) or 2 size A blocks and 2 size B blocks or 3 size B blocks.

The chassis provides an alternative for mounting 60 -series blocks on a printedwiring board with connector.
Chassis can be bolted together side by side (Fig.4); they may also be stacked (Fig. 5 and Fig.6) or hinged.

## DESCRIPTION

The delivery includes a moulded polycarbonate chassis body, 4 moulded polycarbonate strips, 8 self-tapping screws and 20 standard 0.25 inch Fastons. Strips and screws are for clamping the circuit blocks into the holes in the chassis. The Fastons are for connections to the circuitry in the chassis.

To accommodate a size B block, it is necessary to remove the material between two size A holes, see Fig. 1.
Interconnections between the terminal pins of the circuit blocks can be made by means of hand soldering or mini wire-wrapping; it is also feasible to use printedwiring board PWB63 (catal. No. 4322026 73750) in the chassis (see Fig.3).


B-B

Colour: grey
Dimensions in mm
Weight: 150 g approx.

## ASSEMBLY AND USE

The Fastons are brought in from the outside of a chassis and then fixed by bending the slotted part on the inside over about $15^{\circ}$

The blocks are clamped into the chassis with the strips and the self-tapping screws. For fixing two or more chassis together, 4 mm bolts and nuts may be used.


Fig. 1


Fig. 2
RZ 26441-3

April 1969


Fig. 3
RZ 26441-8


Fig. 4


## STICKERS FOR THE 60-SERIES NORBITS

These are drawing symbols of NORBITS printed on self-adhesive, transparent material. They can be used for fast preparation of system drawings.
The stickers are available in sheets, each containing the arrangement of drawing symbols shown below. Each sticker can be separately detached from the sheet, without cutting. Catalogue number of 50 sheets: 432202636481 .


Sticker sheet without 4 NOR60 or TT60

## STICKERS FOR THE 60-SERIES NORBITS

These are drawing symbols of NORBITS printed on self-adhesive,transparent material. They can be used for fast preparation of system drawings.
The stickers are available in sheets, each containing the arrangement of drawing symbols shown below. Each sticker can be separately detached from the sheet, without cutting. Catalogue number for 50 sheets: 432202671941.




432202671941

## STICKERS FOR THE 60-SERIES NORBITS

These are drawing symbols of NORBITS printed on self-adhesive, transparentmaterial. They can be used for fast preparation of system drawings.
The stickers are available in sheets, each containing the arrangement of drawing symbols shown below. Each sticker can be separately detached from the sheet, without cutting. Catalogue number for 50 sheets: 432202671961.


Sticker sheet with 4 . NOR60 and TT60

# WIRING LAYOUT STICKERS for the 60 -series NORBITS 

These are drawing symbols of 60 -series blocks printed on self-adhesive, transparent material. They can be used for fast preparation of wiring layouts. All pin distances are actual size.
The stickers are available in sheets, each containing the arrangement of drawing symbols shown below. Each sticker can be separately detached from the sheet, without cutting. Catalogue number for 50 sheets: 432202671971.



PABO

## WIRING LAYOUT STICKERS for the 61-Series NORBITS

These are drawing symbols of 61 -series blocks printed on self-adhesive,transparent material. They can be used for fast preparation of wiring layouts. All pin distances are actual size.
The stickers are available in sheets, each containing the five drawings shown below. Each sticker can be separately detached from the sheet, without cutting. Catalogue number for 50 sheets: 432202671981.


## Circuit blocks 90-Series

## INTRODUCTION

The " 90 -Series" comprises a number of circuit blocks eminently suitable for use in industrial control systems.

As far as the environmental specification, the supply voltage and the encapsulation are concerned, the circuit blocks in this series are compatible with those of the 60 -Series and they can therefore be successfully combined.
Operating on the principle of trigger logic (that is: the units are driven by voltage transients in contrast with those of the 60 -Series which respond to voltage level), the 90 -Series units allow the building of assemblies such as counters and shift registers simply and economically. They are so designed as to have a high noise immunity. However, care must be taken to avoid capacitive and inductive cross-talk between connecting wires.

Briefly, the features of the 90 -Series are:

- Single rail $24 \mathrm{~V} \pm 25 \%$ supply, allowing the use of an inexpensive power supply, which helps to keep the cost down, particularly in small systems.
- Transfer moulded cases, giving optimum protection.
- Rigid terminals spaced at 0.2 in pitch, permitting a variety of interconnection methods to be used (dip soldering, hand soldering, mini wire-wrapping).
- Good noise immunity.
- Silicon semiconductors throughout, ensuring reliable operation down to $-10^{\circ} \mathrm{C}$ and up to $+70^{\circ} \mathrm{C}$.
- Usable with the large number of accessories of the 60-Series.
- Easy-to-use loading table for system design.

The 90 -Series comprises the following types:

| FF90 | Flip-flop |
| :--- | :--- |
| 2. TG90 | Twin-trigger gate |
| PS90 | Pulse shaper |

## CONSTRUCTION

The circuit elements are housed in a transfer moulded encapsulation, which is identical to the "size A" block of the 60 -series. The dimensions are as shown below. The pin connections for each unit are shown on the relevant data sheets. Pin numbering is moulded on both top and bottom of the unit. All pins are also accessible from the top of the unit to facilitate test requirements.

Mounting
The units may be mounted on printed-wiring boards, and a range of these is available with suitable metal housing chassis. They may also be clamped in the moulded Universal Mounting Chassis UMC 60 or fixed with 3 mm screws.

Dimensions in mm (inch equivalents within brackets)


## TEST SPECIFICATIONS

All units meet the following test specifications:

| Test | IEC 68 | MIL-STD-202C |
| :---: | :---: | :---: |
| Dry heat life test | 56 days at max. diss. max. temp. check at: $0-10 / 14 d-56 d$. | Meth. 108A, <br> Cond. D; check at 0-10/ 14d-56d. |
| Long-term damp heat non operating | Test C, 56 days check at 0-10/14 d56d. | Meth. 103B, <br> Cond. D; check at 0-10/ 14d-56d. |
| Long-term damp heat operating | Test C, 56d. min., diss., check at 0-10/14d-56d. | ditto |
| Temp. cycle-test | Test $\mathrm{Na}, 30 \mathrm{~min}$. , 2-3 min. in between; preferred: $-40^{\circ} \mathrm{C}$; $+85^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$. | Meth. 107B, <br> Cond. A: moderate temp. |
| Vibration | ```Test Fb; 10-500-10 Hz l octave/min.; ampl. 0.75 mm max.; 10 g max. 3\times3 hrs.``` | Meth. 204A, <br> Cond. A: 10-500-10 Hz: 15 min . ampl. 0.75 max ; 10 g max. . 3 x 3 hrs . |
| Shock | - | Meth. 202B, 3 blows 50 g . |
| Robustness of terminations | Test UA + UB | Meth. $211 \mathrm{~A}+(\mathrm{B}$ or C$)$ |
| Solderability + solder heat | Test T ; at 0 hr and at 56d; no electr. test | Meth. 210, at 0 hr and at 56d; no electr. test |

## CHARACTERISTICS AND DEFINITIONS

## AMBIENT TEMPERATURE LIMITS

Storage

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{amb}}=-10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{aligned}
$$

SUPPLY VOLTAGE ( $\mathrm{V}_{\mathrm{S}}$ )
Single rail, $+24 \mathrm{~V}_{\text {d.c. }} \pm 25 \%$ ( 18 to 30 V )

## OUTPUT LEVEL

Logic '0'
0 to +0.3 V
Logic 'l'
+12 to +30 V

## TRIGGERING EDGE

The unit FF90 is driven by a negative-going transient (from " 1 " to " 0 " level). The maximum duration of the transient is, unless specified otherwise, $3 \mu \mathrm{~s}$.

DRIVE UNIT (D.U.)
Drive required on Reset input of FF90 to bring output Q1 to 'l' level. 1)

## ZERO UNIT (Z.U.)

Half the drive at ' 0 ' level required on one T terminal to trigger an FF90 unit.

## FAN OUT

Number of drive units andzero units that can be delivered by a logic function, without exceeding the above defined limits for the logic levels.

[^52]
## INPUT AND OUTPUT DATA

System design is greatly simplified by expression of the input requirements and fan out capabilities of the various units in integral multiples of drive units (D.U.) and zero units (Z.U.). To check that the loadability of a particular unit is not exceeded simply add the number of D.U.'s or Z.U.'s present at its output.

## FAN-OUT TABLE

The table shows the number D.U.'s and Z.U.'s, which can be delivered by the different units of the 90 - and 60 -series. The fan-outs are valid for a positive supply voltage of $24 \mathrm{~V} \pm 25 \%$.

| unit | output capability |  | notes and instructions |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 'l' level } \\ & \text { (D.U.) } \end{aligned}$ | $\begin{aligned} & \text { '0' level } \\ & \text { (Z.U.) } \end{aligned}$ |  |
| NOR of 2.NOR 60 | 6 | 12 | 2 inputs of the NOR must be connected in parallel. Signal must be derived from a chain of units that includes either a PS 90, an FF 90 or a TU 60. |
| 2. IA 60 ; I. A. driven by an I.A. | 20 | 50 | Both the inverting and non-inverting connections can be used, but pins 5 and 6 must be interconnected. Signal must be derived from a chain of units that includes either a PS 90, an FF 90 or a TU 60. |
| $\begin{aligned} & \text { NOR of } \\ & \text { 4. NOR } 60 \end{aligned}$ | 6 | 0 |  |
| LPA 60 | - | 0 | No Z.U. available. Therefore, these units |
| PA 60 | - | 0 | must not be used to drive an FF 90 or 2. TG90 directly. |
| TU 60 | 5 | 0 |  |
| SF 60 | 2 | 0 |  |
| PS 90 | 6 | 80 |  |
| FF 90 | 5 | 7 |  |

## FLIP-FLOP

| QUICK REFERENCF, DATA |  |
| :--- | :--- |
| Function | set-reset bistable multivibrator with |
|  | trigger gates |
| Encapsulation | size: A block; colour: red |
| Max. counting speed (worst case) | 5 kHz |
| Output capability | $5 \mathrm{D} . \mathrm{U} ., 7 \mathrm{Z} . \mathrm{U}$. |
| Trigger input requirement | " 1 " - " 0 " edge of max. $3 \mu \mathrm{~s} ; 2 \mathrm{Z} . \mathrm{U}$. |

## APPLICATION

The FF90 has been intended to be used in counters, shift registers, etc.

## DESCRIPTION

Circuit


The unit comprises a set-reset bistable multivibrator which incorporates trigger gates. Switching is performed by applying a " 1 " -" 0 " edge of max. $3 \mu$ s at the trigger terminals ( $\mathrm{T}_{1}$ and $\mathrm{T}_{2}$ ) which are controlled by gates ( $\mathrm{G}_{1}$ and $\mathrm{G}_{2}$ ). The trigger inputs may be extended by the addition of external diodes to the extension terminals (ET1 and $\mathrm{ET}_{2}$ ) to provide an OR or inhibit facility. In addition, the circuit may be reset by applying a " 1 " level to the reset terminal (R) and may be set by applying a " 1 " level to the base of transistor 1 (B1) via a resistor.

Terminal location

$1=\mathrm{T}_{1}=$ Trigger input 1
$2=\mathrm{ET}_{1}=$ Extension trigger input 1
$3=\mathrm{G}_{2}=$ Gate input 2
$4=\mathrm{B}_{2}=$ Transistor TR2 base
$5=$ Q2 $=$ Output 2
$6=\mathrm{R}=$ Reset
$7=V_{p}=$ For positive supply (connect to pin 16)
8 = Not connected
$9=0 \mathrm{~V}=0 \mathrm{~V}$ common

* Caution: With the supplies connected ensure that pin 16 is not accidentally connected to pin 17, otherwise the zener diode will be damaged.


## ELECTRICAL DATA

Power supply
Voltage
Current

$$
+24 \mathrm{~V} \pm 25 \%
$$

$$
<18 \mathrm{~mA}
$$

Input requirements (see also "Switching times")

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{function} \& \multirow[b]{2}{*}{input terminal} \& \multicolumn{2}{|l|}{input requirement} \& \multirow[b]{2}{*}{notes and instructions} \\
\hline \& \& '1' level (D.U.) \& '0' level (Z.U.) \& \\
\hline \begin{tabular}{l}
reset \\
(put Q1 to 'l') \\
set \\
(put Q2 to 'l')
\end{tabular} \& \begin{tabular}{l}
R \\
Bl via \(82 \mathrm{k} \Omega\) resistor 2)
\end{tabular} \& 1 \& 0

0 \& The Set and Reset inputs may be expanded by using up to 3 suitable diodes at each input. Ensure that the cathode of each diode is connected to the input. If the Set or Reset facilities are used, inputs must be held at ' 0 ' (and not left open-circuited) except during the command period. <br>
\hline gate \& $\mathrm{G}_{1}, \mathrm{G}_{2}$ \& 2 \& 1 \& ' 1 ' or open-circuit closes gate. ' 0 ' opens gate. <br>

\hline gate \& | $\mathrm{G}_{1}, \mathrm{G}_{2}$ |
| :--- |
| via a diode |
| 1) ${ }^{2}$ ) | \& 0 \& 1 \& ' 1 ' or open-circuit closes gate. ' 0 ' opens gate. Ensure that the anode of the diode is connected to the input. <br>

\hline trigger \& $\mathrm{T}_{1}, \mathrm{~T}_{2}$ \& 0 \& 2 \& Only a '1'- '0' edge occurring within $3 \mu$ striggers the flip-flop. If T1 and $T_{2}$ are interconnected, $4 \mathrm{Z} . \mathrm{U}$. are required. <br>

\hline trigger \& ET1, ET2 via a diode 1) ${ }^{2}$ ) \& 0 \& 2 \& | Only a '1'- 0 ' edge occurring within $3 \mu$ s triggers the flip-flop. If $\mathrm{ET}_{1}$ and $\mathrm{ET}_{2}$ are interconnected, 4 Z.U. are required. |
| :--- |
| Ensure that the anode of each diode is connected to the input. | <br>

\hline
\end{tabular}

1) Diodes type BAX 13, BAX 16 or BAX 78 can be used.
2) If external components are used, ensure that they are mounted as close as possible to the appropriate input.

## Output data

Output capability
5 D.U. and 7 Z.U.
Max. capacitive load
200 pF
Account must be taken of the load imposed by the gates when they are connected to the output terminals $(\mathrm{Q} 1, \mathrm{Q} 2)$.
Switching times
Trigger


Max. fall time
Min. pulse duration
Trigger recovery time

## Gate

Gate recovery time
$t_{\text {fmax }} \quad 3 \mu \mathrm{~s}$
$\mathrm{t}_{\text {lmin }} \quad 5 \mu \mathrm{~s}$
$\mathrm{t}_{2} \max .99 \mu \mathrm{~s}$
typ. $73 \mu \mathrm{~s}$
$\max .137 \mu \mathrm{~s}$
typ. $100 \mu \mathrm{~s}$

The signal at the gate must be present at least $137 \mu \mathrm{~s}$ (worst case) before the triggering edge is applied to $\mathrm{T}_{1}$ or $\mathrm{T}_{2}$. It is permitted to change the gate signal simultaneously with the triggering edge.
Switching delay
Delay between triggering edge and negative-going output.
$\max . \quad 8 \mu \mathrm{~s}$
typ. $\quad 3 \mu \mathrm{~s}$


Reset of Set: The appropriate terminal should be at a logical 'l' for a minimum of $50 \mu \mathrm{~s}$ to reset or set the flip-flop.
Maximum Counting Speed ( $1: 1$ mark: space ratio) 5 kHz (worst case)
The worst case figure is related to the most disadvantageous connection or input condition that can be made.

## TWIN-TRIGGER GATE

|  | QUICK REFERENCE DATA |
| :--- | :--- |
| Funćtion | two trigger gates for use with FF90 <br> only |
| Encapsulation | size: A block; colour: red |
| Output signal | suitable for triggering direct on tran- <br>  <br> Trigger input requirement |

## APPLICATION

The 2.TG90 has been intended to provide two extra independent trigger gates for the FF90.

## DESCRIPTION

Circuit


The unit comprises two gating circuits to perform extra independent trigger functions. The mode of operation is the same as for the trigger functions of the FF90. Switching is performed by applying a 'l'-'0' edge of max. $3 \mu \mathrm{~s}$ at the trigger terminals ( T 1 and T 2 ) which are controlled by gates ( $\mathrm{G}_{1}$ and $\mathrm{G}_{2}$ ). The trigger inputs may be expanded by the addition of external diodes to the extension terminals (ET1 and $\mathrm{ET}_{2}$ ) to provide an OR or inhibit facility. The extra resistor ( $\mathrm{R}_{10}$ ), connected to terminal $\mathrm{Q}_{1}$, provides the 'set' facility for the FF90.

Terminal location

$1=\mathrm{T}_{1}=$ Trigger input
$2=\mathrm{ET}_{1}=$ Extension trigger input 1
$3=\mathrm{G}_{2}=$ Gate input 2
$4=\mathrm{Q}_{2}=$ Output to $\mathrm{B}_{2}(\operatorname{pin} 4)$ of FF90
$5=\mathrm{S}=$ Set terminal
$6=\mathrm{EG}_{1}=$ Extension gate input
8 = Not connected
$9 \quad=$ Not connected
$9=0 \mathrm{~V}=0 \mathrm{~V}$ common

Drawing symbol

$10=\mathrm{T}_{2}=$ Trigger input 2
$11=\mathrm{ET}_{2}=$ Extension trigger input 2
$12=\mathrm{G}_{1}=$ Gate input 1
$13=\mathrm{Q}_{1}=$ Output to $\mathrm{B}_{1}($ pin 13) of FF90
$14=$ Not connected
$15=\mathrm{EG} 2=$ Extension gate input
$16=V_{P}=$ For positive supply
$17=\mathrm{Z} \quad=$ Voltage reference terminal, connect to Z (pin 17) on FF90

## ELECTRICAL DATA

Power supply
Voltage
$+24 \mathrm{~V} \pm 25 \%$
Current
7.5 mA

Input requirements

| function | input terminal | input requirement |  | notes and instructions |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 'l' level (D.U.) | $\begin{aligned} & \text { '0' level } \\ & \text { (Z. U. ) } \end{aligned}$ |  |
| set <br> (put Q2 of associated FF90 to '1') | S | 1 | 0 | The Set input may be expanded by using up to 3 suitable diodes on each input. Ensure that the cathode of each diode is connected to the input. If the Set facility is used, the input must be held at ' 0 ' (and not left opencircuited), except during the input period. |
| gate | $\mathrm{G}_{1}, \mathrm{G}_{2}$ | 2 | 1 | ' 1 ' or open-circuit closes gate. ' 0 ' opens gate |
| gate | $\mathrm{G}_{1}, \mathrm{G}_{2}$ via diode 1) 2) | 0 | 1 | ' 1 ' or open-circuit closes gate. '0' opens gate. <br> Ensure that the anode of the diode is connected to the input. |
| trigger | $\mathrm{T}_{1}, \mathrm{~T}_{2}$ | 0 | 2 | Only a 'l'- '0' edge occurring within $3 \mu$ striggers the flip-flop ${ }^{3}$ ). If $\mathrm{T}_{1}$ and $\mathrm{T}_{2}$ are interconnected, 4 Z . U . are required. |
| trigger | $\mathrm{ET}_{1}, \mathrm{ET}_{2}$ via diode 1) ${ }^{2}$ ) | 0 | 2 | Only a '1'- '0' edge occurring within $3 \mu \mathrm{~s}$ triggers the flip-flop ${ }^{3}$ ). If $\mathrm{ET}_{1}$ and $\mathrm{ET}_{2}$ are interconnected, $4 \mathrm{Z} . \mathrm{U}$. are required. A maximum of two diodes may be connected to each ET terminal. Ensure that the anode of each diode is connected to the input. |

For notes see page 4.

## Output data

The outputs $\mathrm{Q}_{1}, \mathrm{Q}_{2}$ are suitable only for use with one $\mathrm{FF} 90 ; \mathrm{Q}_{1}, \mathrm{Q}_{2}$ and Z of the 2. TG90 should be connected to $\mathrm{B}_{1}, \mathrm{~B}_{2}$ and Z respectively of the FF90.

The inter-wiring capacitance should be limited at 50 pF (maximum). This capacitance will not be exceeded when a 2. TG90 is mounted next to an FF90.

1) Diodes type BAX 13, BAX 16 or BAX 78 can be used. Max. 2 diodes may be added.
${ }^{2}$ ) If external components are used, ensure that they are mounted as close as possible to the appropriate input.
2) Switching times of the trigge ring signal are the same as for the FF90.

## PULSE SHAPER

## QUICK REFERENCE DATA

Function

Encapsulation
Output capability
a. Driving the trigger inputs of one or more FF90 or 2. TG90 units
b. Shaping signals to produce NORBIT 60 drive levels
size: A block; colour: green
6 D.U.; 80 Z.U.

## APPLICATION

The PS90 has been intended to produce the triggering edge required for the FF90. The output levels are conforming to ' 1 ' and ' 0 ' of 60 -Series logic.

## DESCRIPTION

## Circuit



The unit contains a Schmitt trigger circuit followed by an inverting amplifier.

Terminal location

l = A = Input via resistor
$2=0 \mathrm{~V}=0 \mathrm{~V}$ common (connect to pins 9 and 13)
3 = B = Input direct to base
4 = Not connected
5 = Not connected
$6=\mathrm{VP}=$ For positive supply (connect also to pin 8 via $1.5 \mathrm{k} \Omega$ resistor*)
7 = Not connected
$8=\mathrm{Z}=$ Zener diode ** internally connected to pin 15 (connect to pin 6 via $1.5 \mathrm{k} \Omega$ resistor ${ }^{*}$ )

Drawing symbol

$9=0 \mathrm{~V}=0 \mathrm{~V}$ common, internal connection to pin 17 (connect also to pins 2 and 13)
$10=$ Not connected
11 = Not connected
$12=$ Not connected
$13=0 \mathrm{~V}=0 \mathrm{~V}$ common (connect also to pins 2 and 9)
$14=\mathrm{Q}=$ Output
$15=\mathrm{Z}=$ Internally connected to pin 8
$16=$ Not connected
$17=0 \mathrm{~V}=$ Internally connected to pin 9.

* The $1.5 \mathrm{k} \Omega \pm 10 \%$ resistor connected between pins 6 and $8(15)$ has a dissipation of 0.35 W maximum.
** When the PS90 is mounted on PWB60 or PWB61, pins 7 and 16 are connected to the positive supply Vp. Ensure therefore, that neither pins 7 and 8 nor pins 15 and 16 are interconnected. Otherwise, the Zener diode will be damaged.


## ELECTRICAL DATA

Power supply
Voltage
Current
$+24 \mathrm{~V} \pm 25 \%$
$<21 \mathrm{~mA}$

## Input Data

1. Unit driven by circuit block of 60 Series or 90 Series

The input requirement at pin 1 (pin 3 not connected) for ' 0 ' output is $1 \mathrm{D} . \mathrm{U}$. One input may be added, namely an $82 \mathrm{k} \Omega$ resistor connected to pin 3 (input requirement is 1 D.U.). The circuit then performs as a 2 -input NOR function. The $82 \mathrm{k} \Omega$ resistor should be mounted as close as possible to the unit.

2. Unit driven by any other circuit at pin 1 with pin 3 not connected.

Input voltage to give ' 0 ' output
Input voltage to give 'l' output

Operating
min. +6 V
$\max .+1.5 \mathrm{~V}$

Limiting value
$+30 \mathrm{~V}$
$-15 \mathrm{~V}$


## Hysteresis

$\Delta V_{i \min } .=0.55+0.003 \mathrm{RiV} \quad\left(\mathrm{R}_{\mathrm{i}}\right.$ in $\left.\mathrm{k} \Omega\right)$
$\Delta V_{\text {i max. }}=1.5+0.012 \mathrm{Ri} \mathrm{V}$ ( $R_{i}$ in $k \Omega$ )

See also "Switching speed".
3. Unit driven by any other circuit at pin 3 with pin 1 not connected

Operating Limiting values
Input current to give '0' output
Input current to give ' 1 ' output
min. $\quad 50 \mu \mathrm{~A}$
$\max$. $\quad 15 \mu \mathrm{~A}$

5 mA
0 mA

If driven by a voltage source, the source resistance should be minimum $500 \Omega$.

Max. positive voltage with $\mathrm{R}_{\mathrm{i}}=500 \Omega$
$+5 \mathrm{~V}$
Max. positive voltage with $\mathrm{R}_{\mathrm{i}}=6.8 \mathrm{k} \Omega$
$+30 \mathrm{~V}$
With pin 2 not connected the max. source resistance is $50 \mathrm{k} \Omega$ and the max. negative voltage is 4 V .


Hysteresis
$\Delta V_{i}$ min. $=0.32+0.003 \mathrm{R}_{\mathrm{i}} \mathrm{V}$
( Ri in $\mathrm{k} \Omega$ )
$\Delta V_{i} \max .=0.45+0.012 R_{i} \mathrm{~V}$
( $\mathrm{Ri}_{\mathrm{i}}$ in $\mathrm{k} \Omega$ )
See also "Switching speed".
Output Data

Output capability
Max. capacitive load

6 D.U.
80 Z.U.
200 pF

Switching Speed

$\mathrm{tf}_{\mathrm{f}} \leq 3 \mu \mathrm{~s}$
t1 and t2 depend on input waveforms.
${ }^{1}$ ) Hysteris $\Delta V_{A}$ or $\Delta V B$

If a step function is applied to the input and the output is loaded with 200 pF the output signal is given by:


Fall time
Fall delay time

$$
\begin{aligned}
& \mathrm{tf}_{\mathrm{f}}<0.25 \mu \mathrm{~s} \\
& \mathrm{tfd}_{\mathrm{fd}}<2.5 \mu \mathrm{~s}
\end{aligned}
$$

Input/output devices

## INTRODUCTION

Input devices
Industrial control systems require compatible input devices that are capable of deriving signals representative of controlled or otherwise pertinent conditions. Though the information to be dealt with may take a variety of forms - e.g. presence, position, movement, rotation etc. - many different situations can be covered by a comparitively small selection of input devices.
The requirements of each situation determine the physical principle to be employed in the input device.
For reasons of speed and reliability it is preferable to avoid mechanical contact in deriving the input signal, and often an all-static method of derivation is required. Experience with input devices has made it clear that skilful use of them can greatly improve machine output and reliability.

## Output devices

At the output of a control system signals will often have to be amplified to obtain the necessary power for certain operations. In this respect the Thyristor Trigger Module will provide a useful way of bridging the gap from low signal voltage to high mains voltages. In connection with a Phase Shift Module PSM40 it makes possible a wide range of output control facilities.

In this series the following units are available:
Vane switched oscillator VSO 272203100001 K5
Iron vane switched reed
IVSR
272203100011
K13
Electronic proximity detector
EPD 272203100021
K17
Miniature electronic proximity detector
Magnetic proximity detector
Photo-electric detector
Lamp unit
Light interruption probe
Thyristor trigger module
EPD 60
272203100091
K25
MPD 272203100031 K29
CSPD 272203100041 K33
1 MLU 272203100051 K37
LIP $1 \quad 272203100081 \quad$ K39
TTM 272203200001 K43
4311027 8.... K59
4311027 84... K75

## VANE SWITCHED OSCILLATOR



## APPLICATION

The vane switched oscillator can be applied as a static switching device, the switching action being determined by the position of a vane. For the vane any metal can be used.

## CONSTRUCTION

The vane switched oscillator consists of an oscillator and a diode rectifier. The latter is connected to a separate coupling winding of the oscillator coil, thus providing an isolated d.c. output.
The lay -out of the oscillator is such that upon inserting a suitable piece of metal (vane) in a gap between the oscillator coil windings, the oscillation stops and the d.c. output of the unit will drop to zero.

The complete circuit is encapsulated in epoxy resin.
$\left.\begin{array}{l}1=- \\ 2=+ \\ 3=+ \\ 4=-\end{array}\right\}$ supply
Terminal location


Drawing symbol


Dimensions in mm

The weight (without cable anchoring cover) is 42 g .
The unit may be mounted in any position. Two mounting holes allow the use of 4 mm bolts. Stacking of units is permitted.

Connection can be made by 0.110 Fastons or by soldering.
A cable anchoring cover, consisting of two equal caps (as shown in the figure below), is supplied with each VSO.


Cable anchoring cover

## ELECTRICAL DATA

Supply voltage

## Consumed current

(in both oscillating and non-oscil-
lating condition)
Output voltage


Output impedance (without vane )
Maximum detection frequency
Noise (over supply lines)
Ambient temperature range operating storage
$12 \mathrm{~V}_{\mathrm{dc}} \pm 10 \%$ or
$+6 \mathrm{~V}_{\mathrm{dc}} \pm 10 \%$ and $-6 \mathrm{~V}_{\mathrm{dc}} \pm 10 \%$ (with common 0 V )
$12 \mathrm{~mA} \pm 10 \%$
$5.75 \mathrm{~V} \pm 15 \%$ open circuit , isolated from the supply.
Maximum permissible voltage between $1-2$ and $3-4$ is $100 V_{p}$
Suited for driving the pulse shaper types PS 1 ${ }^{*}$ and PS $10^{* *}$, and for driving the Norbit PA60 and 2.NOR60 if three inputs are connected in parallel.

$4.1 \mathrm{k} \Omega \pm 10 \%$
1 kHz
$<100 \mathrm{mV}_{\mathrm{p}-\mathrm{p}}$
-25 to $+85^{\circ} \mathrm{C}$
-40 to $+85^{\circ} \mathrm{C}$

* circuit block 100 kHz series, catalog number 272200111001
** circuit block 10-series , catalog number 272200411001


## APPLICATION INFORMATION (typical values)

Vane material
Vane dimensions for aluminium: minimum width for a thickness of 2 mm minimum thickness

Instead of a vane a disc with holes of indicated dimensions may be used.
any metal

8 mm
0.03 mm


The data given below are based on a movement of an aluminium vane $50 \times 50 \times 2 \mathrm{~mm}$ in longitudinal direction.
The operating distance $D$ (see figure below) is the distance at which the output just drops to zero (measured from the centre of the hole nearest to the gap).
Hysteresis is defined as the distance between the vane position at which oscillation ceases and that at which oscillation starts.


Operating distance D open circuit
with PS 1 or PS 10 (0 to 1)
Hysteresis
$\begin{array}{ll}\text { open circuit } & <1 \mathrm{~mm} \\ \text { with PS 1 } & 0.03 \mathrm{~mm} \\ \text { with PS 10 } & 0.6 \mathrm{~mm}\end{array}$
Variation of D with supply voltage

| supply voltage | operating distance <br> $(\mathrm{mm})$ |
| :--- | :---: |
| nominal | D |
| nominal $-5 \%$ | $\mathrm{D}+0.06$ |
| nominal $+5 \%$ | $\mathrm{D}-0.06$ |

Variation of D with temperature
(from -25 to $+85{ }^{\circ} \mathrm{C}$ )
Variation of D with time
(at $\mathrm{T}_{\text {amb }}=25{ }^{\circ} \mathrm{C}$ and $\mathrm{V}_{\text {supply }}=12 \mathrm{~V}$ $\pm 1 \%$, reference point is half the unloaded output voltage of VSO without vane)

Variation of output voltage with $D$
$<2.7 \mathrm{~mm}$
D is maximum at $-25^{\circ} \mathrm{C}$
$<0.02 \mathrm{~mm}$


## APPLICATION SUGGESTIONS


counting of revolutions

angular position switching (programming)

bidirectional counting

counting of small objects

weighing or dosing

linear position switching (programming)

foil continuity check


RK 9230-4

Eight VSO's used in a disc programmer for control of a metal-working machine.

VSO control of pneumatic metal-forming machine.


RK 9230-5

## IRON VANE SWITCHED REED



RZ 21773-3
Maximum switching frequency
Operating-temperature range

> 100 Hz
> -25 to $+70^{\circ} \mathrm{C}$

## APPLICATION

The iron vane switched reed can be applied as a limit switch, position indicator or as a signal source for low counting speeds .
In conjunction with d.c. amplifiers or with the thyristor trigger module (TTM), the IVSR can be used for power switching.
As the IVSR is free from most of the difficulties encountered with mechanical switches, it can succesfully replace micro switches.

## CONSTRUCTION

The IVSR consists of a magnet and a reed switch encapsulated in an U-shaped plastic housing.
When there is no piece of iron (vane) in the gap between the reed switch and the magnet, the reed switch is closed. Inserting a piece of iron of suitable dimensions in the gap reduces the magnetic flux through the reed to such an extent that the reed switch opens.
In this way it is possible to obtainsignals that indicate the position of the iron vane.
The weight is approximately 20 g .
The IVSR can be mounted in any position. Two mounting holes allow the use of 4 mm bolts. When IVSR's are mounted on a common support, the minimum distance between the housings is 36 mm , to avoid interaction. For mounting IVSR's over each other, this distance is 60 mm .

Connection can be made by means of $0.250^{\prime \prime}$ Fastons or by soldering.


## TECHNICAL PERFORMANCE

Load switching capacity (non inductive)
Voltage switching capacity
Current switching capacity (non inductive)
Switching frequency
Contact resistance, measured at 10 mV at open circuit
Contact capacitance
Insulation resistance, measured at $250 \mathrm{~V}_{\mathrm{dc}}$ at open circuit
Test voltage, measured at open circuit for 1 min
Permissible operating-temperature range
Permissible storage-temperature range

$$
\begin{aligned}
& \leq 1.2 \mathrm{VA} \\
& \leq 32 \mathrm{~V} \mathrm{dc} \\
& \leq 50 \mathrm{~V}_{\mathrm{ac}} \\
& \leq 0.1 \mathrm{~A}_{\mathrm{dc}} \\
& \leq 100 \mathrm{~Hz} \\
& \leq 150 \mathrm{~m} \Omega \\
& \leq 5 \mathrm{pF} \\
& \geq 10^{8} \Omega \\
& 500 \mathrm{~V} \mathrm{dc} \\
& -25 \text { to }+70^{\circ} \mathrm{C} \\
& -40 \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
$$

APPLICATION INFORMATION (typical values)
Vane material mild steel
The data given are based upon a movement of a mild steel vane $30 \times 10 \times 4 \mathrm{~mm}$, placed centrally in the gap, in longitudinal direction.


The operating distance (D) is the distance between the front edge of the vane and the rear of the gap at which the reed switch opens.
The hysteresis $(\mathrm{H})$ is defined as the distance between the vane position at which the reed switch opens and that at which the reed switch closes.

Operating distance

$$
\begin{gathered}
4 \pm 3 \mathrm{~mm} \\
10 \pm 3 \mathrm{~mm}
\end{gathered}
$$

## APPLICATION SUGGESTIONS

As the reed switch is normally closed, the following two modes of operation can be distinguished:

- output voltage is present when there is no vane in the gap (Fig.a)
- output voltage is present when there is a vane in the gap (Fig.b)


Fig.a


Fig.b

IVSR in conjunction with the thyristor trigger module (TTM)


Trigger pulses from the TTM only if there is no vane in the gap of the IVSR


Trigger pulses from the TTM only if there is a vane in the gap of the IVSR

## Notes

It is obvious that the IVSR should not be used in environments where iron dust or scraps might impair its operation.

It should be realised that capacitance directly across the switch terminals can be the cause of high currents through the switch at the moment of closing the contacts. This should be avoided by having sufficient resistance in the proper contact circuit.

In case the switch is used with electronic circuitry in which bounce might give rise to malfunctioning of the equipment, appropriate circuitry should be added to get rid of the bounce effect. The safe way out is the use of a one shot multivibrator. Another solution that sometimes can be used, is applying a low pass RC network between the IVSR and the input of the equipment.

## ELECTRONIC PROXIMITY DETECTOR



GENERAL
The electronic proximity detector is a static switching device, the switching action being determined by the presence of a metallic object. The metal can be any electrically conducting material of rather arbitrary shape.
It can be applied as a detector for the presence, passage or position of metal parts and is a versatile tool in various industrial automation set-ups.

The EPD contains an oscillator which is link coupled to a detector. The detector is followed by an amplifier.
The oscillator coils and the coupling link are placed in a potcore half. In this way a well-defined field is set up in front of the open side of the potcore, located at the front side of the EPD. Bringing a piece of metal in this field the oscillator output and subsequently the output of the amplifier decreases, due to the loading effect of the eddy current losses in the metal.
When no piece of metal is near, the output voltage of the EPD is approximately 12 V . It will decrease in proportion to the reduction of the oscillator output, resulting from a metal object coming nearer.

The complete circuit is epoxy encapsulated in a polycarbonate housing.
The weight is approximately 120 g .
The unit may be mounted in any position. Two mounting holes allow the use of 4 mm bolts.

Connection can be made by $0.250^{\prime \prime}$ Fastons or by soldering. A cable clamp consisting of two equal caps is supplied with each EPD. This clamp permits either end or top entrance of a 3-core cable of 7 mm diameter.


Drawing symbol
Dimensions in mm


## Note

The resistor between the two $0.110^{\prime \prime}$ Fastons is an adjustment resistor for the oscillator loop gain; it should not be changed.

TECHNICAL PERFORMANCE
Supply voltage ( $\mathrm{V}_{\mathrm{S}}$ )
limiting value

Consumed current (nominal value)
Output voltage, no object being detected

Output resistance no object being detected object being detected
Hysteresis for output voltages
of $100 \mathrm{mV}-11 \mathrm{~V}$
Minimum load
Maximum detection frequency
Noise (over supply lines)
Ambient temperature range
operating
-25 to $+85^{\circ} \mathrm{C}$
storage
-40 to $+85^{\circ} \mathrm{C}$

0 mm
$12 \mathrm{~V}_{\mathrm{dc}} \pm 5 \%$ or
$+6 \mathrm{~V}_{\mathrm{dc}} \pm 5 \%$ and $-6 \mathrm{~V}_{\mathrm{dc}} \pm 5 \%$ (with common 0 V ) or
$24 \mathrm{~V}_{\mathrm{dc}}$ via series resistor and 12 V zener diode, giving a stabilised supply voltage of 12 V . (See also APPLICATION SUGGESTIONS.)
abs. max. $15 \mathrm{~V}^{*}$ ) (destructive at

$$
\left.\mathrm{T}_{\mathrm{amb}} \geq 40^{\circ} \mathrm{C}\right)
$$

16 mA
approximately $\mathrm{V}_{\mathrm{S}}-0.5 \mathrm{~V}$
$680 \Omega \pm 10 \%$
$3.3 \mathrm{k} \Omega$
$1 \mathrm{k} \Omega$
1 kHz
$<10 \mathrm{mV}$

APPLICATION INFORMATION (typical values)

## Detection graphs

Detection of a rectangular mild steel reference object, $50 \times 25 \times 1 \mathrm{~mm}$

Sensitive surface

## Axis

Operating point
surface of $31 \times 31 \mathrm{~mm}$ at the opposite end of the EPD to the terminals
line perpendicular to the centre of the sensitive surface
point at which the output voltage of the EPD is reduced to 100 mV (moment of detection)

[^53]Operating distance

Detection range
distance of the leading edge of the reference object to the axis at the operating point ( $x$-operating distance)
distance of the reference object to the sensitive surface (y-operating distance)


From the graph it can be seen that the object is detected before the axis is reached if it passes at a distance of $<10 \mathrm{~mm}$ from the sensitive surface. If it passes at a distance of e.g. 13.5 mm , the object is detected after the axis has been passed.

Detection of a rectangular aluminium reference object, $50 \times 25 \times 1 \mathrm{~mm}$


Detection of rectangular mild steel and aluminium reference objects ( $50 \times 1 \mathrm{~mm}$ ) with different widths

Object approaches the centre of the sensitive surface perpendicularly from in front.


Output voltage as a function of the position of a rectangular mild steel reference object, $50 \times 25 \times 1 \mathrm{~mm}$


Upon frontal approach of the object to the sensitive surface, the output voltage of the EPD will change from over 11 V to 100 mV within 1 mm from the position in which the output voltage starts to change.
This characteristic is extremely important when the EPD is used as a position detector.

## Notes:

The detection graphs may differ slightly from unit to unit.
Quite small objects can be detected when brought close to the sensitive surface. Thickness is relatively unimportant as eddy currents occur in penetration layer only.

## Influence of supply voltage variations

A supply voltage variation of $\pm 5 \%$ produces a change of $\pm 0.1 \mathrm{~mm}$ in $y$-operating distance, at 10 mm from the sensitive surface.

Influence of temperature
With the reference object at a y-operating distance of 10 mm (at $-25^{\circ} \mathrm{C}$ ) a change in temperature of both EPD and object will cause the $y$-operating distance to change less than 2 mm over the range from $-25^{\circ}$ to $+85^{\circ} \mathrm{C}$.

## Direction of approach

As the exterior field is rotation symmetrical the path along which the detection position is reached is immaterial.

## Distance from metallic surroundings

Clearance from metallic surrounding: 30 mm (this applies for sensitive front part of unit).

Spacing required between two detectoraxes with sensitive surface in the same plane: 60 mm .

Spacing required between two reference objects to give discrete detection: 50 mm . (This property can be put to use in feeder systems, a gap being used to initiate part supply restart.)

## APPLICATION SUGGESTIONS *)

EPD in conjunction with 100 kHz -Series circuit blocks


[^54]EPD in conjunction with 10 -Series circuit blocks


EPD in conjunction with 20-Series circuit blocks


EPD in conjunction with 60-Series Norbits


## MINIATURE ELECTRONIC PROXIMITY DETECTOR

| QUICK REFERENCE DATA |  |
| :--- | :--- |
| Supply voltage | $24 \mathrm{~V}(\mathrm{~d} . \mathrm{c}.) \pm 25 \%$, or |
|  | $12 \mathrm{~V}(\mathrm{~d} . \mathrm{c}.) \pm 5 \%$ |
| Maximum detection frequency | 1 kHz |
| Operating temperature range | -25 to $+70^{\circ} \mathrm{C}$ |

## APPLICATION



RZ 28513 -2

The EPD 60 can be applied as a static switching device, the switching action being determined by the position of a metal object. In this way a static equivalent for the well-known mechanical miniature switch is obtained.

## DESCRIPTION

The circuit consists of an oscillator followed by a detector and an amplifier.
The oscillator coil, placed in a potcore half, which is located in the cylindrical part of the housing, sets up a well defined field.
If there is no metal object in the field of the coil the output is low, if a metal object of adequate size is brought far enough into the field, the oscillator will be damped in such a way that the output of the unit goes "high".
The unit is potted in a polydiallylphtalate resin housing, the dimensions of which are compatible with standard mechanical miniature switch housings. see photograph below. Connection to the unit can be made by means of 0.110 inch Fastons supplied with it .

## MECHANICAL DATA

Dimensions in mm


## Terminal location

Terminal $\quad \mathrm{l}=+24 \mathrm{~V}$
$2=+12 \mathrm{~V}$ (connect 2 and 1 )
$3=$ output (Q)
$4=0 \mathrm{~V}$ common
Colour red
Weight $\quad 30 \mathrm{~g}$ approximately

## Mounting

The unit may be mounted in any position. Two mounting holes allow the use of 3 mm bolts. Two grooves in the short sides are provided for bar mounting. Any number of units may be stacked side by side.

## ELECTRICAL DATA

Supply voltage ( $\mathrm{V}_{\mathrm{S}}$ ) ${ }^{*}$ )

Consumed current (nominal)
Max. permissible voltage for 1 s

$$
\begin{aligned}
& \text { at } \mathrm{V}_{\mathrm{S}}=+24 \mathrm{~V} \\
& \text { at } \mathrm{V}_{\mathrm{S}}=+12 \mathrm{~V}
\end{aligned}
$$

Ambient temperature range operating
storage
Maximum detection frequency
Output data


External short-circuit is not destructive.

## APPLICATION INFORMATION

The EPD 60 can be switched by moving either a ferrous or a non-ferrous metal object of any size and form in front of the detection head. If the object is ferrous the resulting damping on the oscillator is proportional to the volume of the object; in the case of a non-ferrous object it is governed by the conductivity of the material. Thus, a perfect conductor cannot be detectedunless it is sufficiently thin and brought close to the detection head.

[^55]Operating distance
The operating distance ( X ) is the distance between the centre of an object and the centre of the detection head at which the output is about to go "high" (measured axially)
For reference purposes four standard objects are used:
Object I : mild steel, circular disc $\emptyset 15 \mathrm{~mm}$, thickness 0.2 mm
Object II : mild steel, circular disc $\emptyset 10 \mathrm{~mm}$, thickness 0.2 mm
Object III : copper, circular disc $\emptyset 15 \mathrm{~mm}$, thickness 0.04 mm
Object IV : copper, circular disc $\emptyset 10 \mathrm{~mm}$, thickness 0.04 mm
The graph below gives X for each of the four standard objects traversing the sensitive area of the detection head along a straight line which intersects the axis of the head, and runs parallel to the surface of the head.


RZ 27932-12
The photograph shows two EPD 60 's together with a "Microswitch".

MAGNETIC PROXIMITY DETECTOR


Maximum switching frequency Operating temperature range

100 Hz
-25 to $+70{ }^{\circ} \mathrm{C}$

## GENERAL

The magnetic proximity detector can be applied as a detector for the presence, passage or position of ferreous parts. It is a versatile tool in industrial automation setups.

The MPD consists of two magnets and a reed switch, which are mounted in a high grade plastic housing. The reed switch is mounted between the magnets at a position where their fields are balanced (contacts normally open).
As a ferreous object approaches the sensitive surface of the MPD, unbalance occurs between the magnetic fields and the reed switches on. As the ferreous object is withdrawn the reed switches off.

Connection can be made by $0.250^{\prime \prime}$ Fastons. The terminals of the MPD are provided with receptacles and insulating covers.


## Drawing symbol

Dimensions in mm


## TECHNICAL PERFORMANCE

Load switching capacity
Voltage switching capacity
$\leq 25 \mathrm{~W}$

Current switching capacity
Switching frequency
$\leq 200 \mathrm{~V}_{\mathrm{dc}}$
$\leq 1 \mathrm{~A}_{\mathrm{dc}}$

Contact resistance, initially
$\leq 100 \mathrm{~Hz}$

Operating temperature range
$\leq 100 \mathrm{~m} \Omega$

Storage temperature range
-25 to $+70^{\circ} \mathrm{C}$
-25 to $+85^{\circ} \mathrm{C}$

## APPLICATION INFORMATION

The data given below are based upon the position of a mild steel (free cutting quality) reference plate $76 \times 76 \times 1.9 \mathrm{~mm}$.

Detection range $=$ distance between sensitive surface and front face of reference plate, at frontal approach
Hysteresis = distance between "switch on" and "switch off" points, at frontal approach
$\geq 17 \mathrm{~mm}$ at $20^{\circ} \mathrm{C}$
$<6 \mathrm{~mm}$ at $20^{\circ} \mathrm{C}$
Repeatability with a supply voltage of 30 V and a current of 7.5 mA flowing through the unit when the reed contacts are closed after 10000 operations after one million operations
detection range and hysteresis unchanged
detection range and hysteresis may decrease by approximately 0.4 mm

Change of "switch on" point with a
temperature variation from +25 to $+70^{\circ} \mathrm{C} \quad \leq 0.5 \mathrm{~mm}$
Change of hysteresis with a temperature variation from +25 to $+70^{\circ} \mathrm{C}$

$$
\leq 0.75 \mathrm{~mm}
$$



Typical detection graphs for passage of reference plate.
With the reference plate approaching from opposite end, the results are the same and the curves a mirror image of those shown.

## MOUNTING

Distance of ferreous metals from any point of the unit in order to avoid altering the detection range by more than 0.1 mm $\geq 200 \mathrm{~mm}$
Distance between two units, mounted side by side giving a change in detection range of 0.1 mm
sensitive surfaces in same direction sensitive surfaces in opposite direction

170 mm
155 mm

## CSPD

## PHOTO-ELECTRIC DETECTOR



Dimensions in mm


Drawing symbol

## APPLICATION

This photo-electric detector has been developed to be used as an Input Device for systems composed of digital circuit blocks. However, it can also be used for other applications, see "APPLICATION SUGGESTIONS" on next page.
It is intended for use in conjunction with the lamp unit 1 MLU.
It can also be combined with other light sources, that meet the requirements of the particular situation.

## CONSTRUCTION

The housing has been moulded of black acryl butyl styrene. In the housing a cadmium sulfide cell has been mounted. At the front side is a lens with a focal distance of 43.5 mm . The lens is protected by a glass disc. Connection to the circuitry can be made after unscrewing the cap at the rear.
The photo-electric detector can be mounted in any position by means of four bolts and nuts.

TECHNICAL PERFORMANCE

Dark value, measured in total darkness
Light value, measured at 1000 lux
Recovery rate at falling light intensity
Maximum permissible voltage
Maximum dissipation at $40^{\circ} \mathrm{C}$
Maximum capacitance
Maximum switching frequency
Maximum operating distance when used with the lamp unit 1 MLU
$>10 \mathrm{M} \Omega$
$<300 \Omega$
$>200 \mathrm{k} \Omega / \mathrm{s}$
$150 \mathrm{~V}_{\mathrm{p}}$
0.2 W

6 pF
6 Hz (typical value)
1 m

Permissible operating-temperature range

Permissible storage-temperature range Weight
-10 to $+40{ }^{\circ} \mathrm{C}$
For higher temperatures up to $+50^{\circ} \mathrm{C}$, the maximum dissipation is 0.1 W -20 to $+60{ }^{\circ} \mathrm{C}$
approximately 130 g

## APPLICATION SUGGESTIONS (typical values)

a. Photo-electric detector CSPD in conjunction with 60 -series Norbits.


Output level state " 1 ", when detector is illuminated


Output current is flowing, when detector is not illuminated.
b. Photo-electric detector CSPD in conjunction with 10 -series circuit blocks.


Output level state " 1 ", when detector is illuminated


Output level state " 1 ", when detector is not illuminated
c. Photo-electric detector CSPD in conjunction with 100 kHz -series circuit blocks .


Output level state " 0 ", when detector is illuminated


Output level state " 0 ", when detector is not illuminated
d. Twilight switch


Photo-electric detector CSPD operates with a bi-metal relay so that incident light flashes have no influence.

## LAMP UNIT



## APPLICATION

This lamp unit is intended for use in conjunction with the photo-electric detector CSPD

## CONSTRUCTION

The housing has been moulded of black acryl butyl styrene. A $6 \mathrm{~V}, 3 \mathrm{~W}$-lamp with bayonet base (type of lamp socket B15d) has been mounted inside the housing. At the front side is a lens with a focal distance of 43.5 mm . The lens is protected by a glass disc.
Connection to the supply voltage can be made after unscrewing the cap at the rear. The unit can be mounted in any position by means of four bolts and nuts.

## TECHNICAL PERFORMANCE

Maximum supply voltage
$6 \mathrm{~V}_{\mathrm{ac}}$ or $6 \mathrm{~V}_{\mathrm{dc}}$
For maximum life of the lamp it is advisable to use an a.c. or d.c. supply voltage of $5.4 \mathrm{~V}(\mathrm{I}=0.5 \mathrm{~A})$.
Variant supply voltages can be used for other lamps, provided the power consumption does not exceed 3 W .

Maximum operating distance when used
with the photo-electric detector CSPD 1 m
Permissible operating-temperature
range
Permissible storage-temperature range
Weight
-10 to $+40^{\circ} \mathrm{C}$
-20 to $+60^{\circ} \mathrm{C}$
approximately 130 g

## LIGHT INTERRUPTION PROBE



## APPLICATIONS

The Light Interruption Probe can be used to detect the presence or passage of small objects. Major applications are envisaged in the field of machine tool control (accurate positioning and revolution counting).

## DESCRIPTION

The unit houses a novel optical system, a lamp, a photo element, and an emitter follower output stage.
The light coming from the lamp is guided through an optical glass rod. The end of this glass rod at the probe side has been cut and polished at an angle of $45^{\circ}$ to the axis of the rod. This provides a combination of a converging lens and prism, forming a focal line in the centre of the gap at the end of the probe. By means of a similar optical system the light that has passed the gap is guided


Drawing symbol to the photo element in the cylindrical housing.
The photo element has a low resistance when illuminated, thereby draining the base current to the emitter follower.
As a consequence the output of the unit will be a 'low' voltage. On the other hand if the light emerging from the lamp-side rod is intercepted the output of the unit will be a 'high' voltage.

As only a small object is necessary to intercept the light at the location of the focal line a high resolution is obtained. Though the unit essentially behaves in an analogue way only data pertaining to digital applications will be given.
Electrical connections are made by means of a 4-core colour-coded shielded cable with a length of 2 m .

## MECHANICAL DATA

## Dimensions in mm

Housing material: brass Finish: black


Weight: 170 g (ex cable)

## Mounting

The unit can be mounted in any position either by means of two M4 bolts and a supporting bracket, or by entering the probe part into a 10 mm bore cylindrical hole.

## CIRCUIT DATA


$R_{d}=36 \Omega \pm 2 \%$ (cat, no. 211210010538 ) is supplied with unit, $\mathrm{L}=6 \mathrm{~V}, 1 \mathrm{~W}$ (cat. no. 9237246 10181).
Cable shield is connected to probe housing.

## Connections

$\mathrm{W}=$ white lead, to be connected to +12 V
$\mathrm{Y}=$ yellow lead, to be connected via $\mathrm{R}_{\mathrm{d}}$ to +12 V
$B=$ brown lead, common 0 V for power supply and load
$G=$ green lead, to be connected to load.
Cable shield to be connected to system shield or to central earth point depending on system lay-out.

## Notes

Interconnecting 0 volt and shield arbitrarily may cause difficulties as this introduces the possibility of feeding shield interference pick-up to the 0 volt line.

When the LIP is attached to a machine, which will generally have some earth connecnection provided for its metal structure, it is recommended that the probe housing and cable shield be properly insulated from the machine to eliminate extra interference pick-up due to capacitive and inductive coupling.
When considering to connect the load terminal to the input of a subsequent unit which is positive with respect to the 0 volt line, make sure that the LIP 1 output voltage is not raised as a result.

## TECHNICAL PERFOR MANCE

Ambient temperature range
operating storage
Power supply voltage ( $\mathrm{V}_{\mathrm{S}}$ ) current
Output, unloaded 1)
max. '0' level (no object)
min. '0' level (no object)
min. 'l' level (with object)
max. 'l' level (with object)
Output impedance, no object , complete interception

$$
\begin{aligned}
& 0 \text { to }+50^{\circ} \mathrm{C} \\
& -10 \text { to }+70^{\circ} \mathrm{C} \\
& +12 \mathrm{~V} \mathrm{dc} \pm 5 \% \\
& 180 \mathrm{~mA}
\end{aligned}
$$

$$
\begin{aligned}
& +1.25 \mathrm{~V} \\
& 0 \\
& +4.8 \mathrm{~V} \\
& +\mathrm{V}_{\mathrm{S}}
\end{aligned}
$$

Output is short circuit proof against 0 volt line
Max. detection frequency $>10 \mathrm{kHz}$
Lamp life
$>1000 \mathrm{~h}$ (spare lamp is supplied with the unit)

[^56]
## APPLICATION INFORMATION

## Connecting to circuit blocks



Application Suggestions
Revolution counting
Angular programming
Angular positioning
Digital Tachos
Analogue Tachos
Weighing Linear programming

## THYRISTOR TRIGGER MODULE



drawing symbol

Supply voltage $\quad 12 \mathrm{~V}$ dc
Number of outputs
2, isolated (output voltages in phase)

## GENERAL

The thyristor trigger module is intended for use as a supply of repetitive gate trigger pulses for one or two thyristors.
It can be applied in a variety of circuits.
The possibility of logic control (e.g. in conjunction with 60-series Norbits or with circuit blocks of the 10 -series or 20 -series) makes it well adapted for automation and control systems. In conjunction with a phase shift module PSM 40 (catalog number 2722010 02001), linear conduction angle control over 10 to 1700 is possible.
With three TTM's 3-phase operation of thyristors can be achieved.
For further applications, see section "APPLICATION SUGGESTIONS".

## CONSTRUCTION

The TTM comprises a blocking oscillator circuit, which is potted in epoxy resin. The whole is contained in a high grade plastic housing.

Four holes in the base allow the use of 4 mm bolts for mounting.
As the maximum operating temperature of the TTM is $85^{\circ} \mathrm{C}$, bolting the unit directly to the heatsink of the thyristor will in many cases be feasible.
If the gate and cathode connection leads have considerable length it is recommended to twist them as a pair for each thyristor.

Connection can be made by 0.250 Fastons supplied with the TTM.
The weight is approximately 280 g .

Dimensions in mm

Terminal location


## TECHNICAL DATA

Operating-temperature range
Storage-temperature range
$\frac{\text { Power supply }}{\text { Supply voltage }}$

Nominal consumed current

$1=$ supply +12 V
$2=$ interconnected, except for on-off control fand conduction angle control with a po-
$3=$ tentiometer or a control voltage
$4=\}$ interconnected, except for control
$5=\int$ with a switch which is normally open
$6=$ supply 0 V
$7=$ safety_catch input
$8=$ gate thyristor 1
$9=$ cathode thyristor 1
$10=$ gate thyristor 2
11 = cathode thyristor 2
-25 to $+85{ }^{\circ} \mathrm{C}$
-40 to $+85^{\circ} \mathrm{C}$
$12 \mathrm{Vdc} \pm 5 \%$
Loss of supply voltage does not cause inadvertent trigger pulses.
35 mA
$12 \mathrm{~V}_{\mathrm{dc}} \pm 5 \%$, filtered, obtained from e.g. power supply unit 272215100021.

Input requirements


Current from control terminals (typical values)

$$
\begin{array}{rr}
4 / 5 \text { to } 6 & 1.5 \mathrm{~mA} \\
7 \text { to } 6 & 35 \mathrm{~mA}\left(I_{\text {peak }}=57 \mathrm{~mA}\right)
\end{array}
$$

See further section "INPUT CONTROL POSSIBILITIES"。

## Output data*

Number of outputs
Isolation of outputs
Voltage
Current (one output loaded with $16 \Omega$, the other output short-circuited)

Impedance (both outputs or one output loaded with $16 \Omega$ )
Nominal pulse frequency (both outputs loaded with $16 \Omega$ )
Pulse width at 3 V (both outputs loaded with $16 \Omega$ )
Pulse rise time

Shape of voltage pulse (both outputs loaded with $16 \Omega$ )

2, isolated. Output voltages are in phase. rated at $500 \mathrm{~V}_{\text {rms }}$ operation
$\leq 10 \mathrm{Vdc}$
250 mA . Short-circuiting of both outputs will not impair the reliability of the TTM and will not damage the power supply.
$25 \Omega$
2.3 kHz
$>20 \mu \mathrm{~s}$ (see Fig. a)
$<0.5 \mu$ (see Fig. a)


Fig. a


Fig. b

Shape of current pulse (both outputs loaded with $16 \Omega$ )

* The data given apply to a supply voltage of $12 \mathrm{Vdc} \pm 5 \%$

Temperature dependence of the pulse (both outputs loaded with $16 \Omega$ )



Load dependence of the pulse (one output loaded with $16 \Omega$, the other output with a variable load)

see typical curves below


see typical curves below


The TTM can be used with thyristors of the following types (or other types having similar gate input requirements): BTX 12, BTX 13, BTY 79, BTY 80, BTY 81, BTY 87, BTY 91, BTY 95 and BTY 99.
Any two thyristors can be triggered simultaneously either in series, parallel or inverse parallel connection.
All precautions and restrictions to ensure operation within the limits of the thyristor e.g. voltage/current sharing as well as voltage and current derating for series/parallel circuits should be taken from the relevant thyristor data sheets.
Triggering into conduction of thyristors with highly inductive loads willonly be possible if the current builds up well over the latching value within $20 \mu \mathrm{~s}$.

Appropriate means of external circuitry (e.g. fly wheeling diode or resistiveshunting of the load) can be adopted in situations that require these additions.

The low mark to space ratio of the pulse train (approximately $1: 20$ ) permits positive gate voltage during the negative half wave of the a.c. supply to the thyristor with a very slight derating of the permissible temperature of the thyristor stud.
Data sheets of the thyristors used, have to be consulted to evaluate the influence of additional reverse current losses in the actual circuit and the applicable derating.

Note: The output transformer has been designed to meet the recommendations according to B.S. 3188 , viz. $3.1 \mathrm{kV}_{\mathrm{p}}$ for 1 min . This test voltage may only be applied to the transformer when the semiconductors are short-circuited or when they are removed from the circuit (e.g. prior to potting).

## INPUT CONTROL POSSIBILITIES

## Safety-catch operation

As the TTM has been supplied with a safety-catch input (terminal 7), for some applications use can be made of safety-catch operation, which gives a safeguarding against spurious trigger pulses.
If safety-catch operation is employed the TTM is controlled via two control terminals requiring phase opposition of the control voltages.
When an interference pulse will attack both control lines in phase, inadvertently triggering will be eliminated to a very large extent.
It should be noted that the employment of safety-catch operation gives a switchingtime delay of the TTM of approximately $400 \mu \mathrm{~s}$.

On-off control with safety-catch operation
Supply: $12 \mathrm{~V}_{\mathrm{d}}$ power supply unit
Maximum required switching capacity of the switch: 50 mA


Conduction-angle control ( $10-170^{\circ}$ ) with a phase shift module PSM, catalog number 272201002001
Supply: $12 \mathrm{~V}_{\mathrm{dc}}$ power supply unit


On-off control with a dual positive gate inverter 2GI 10 *
Supply: 12 V dc power supply unit.
The TTM delivers trigger pulses only when the output level of the 2GI 10 is at "positive high".


Instead of the dual positive gate inverter 2GI 10, e.g. the flip-flops FF 10, FF 11, FF 12 or the pulse shaper PS 10 can be used.

On-off control with a gate amplifier GA 11
Supply: $12 \mathrm{~V}_{\mathrm{dc}}$ power supply unit
Switching-time delay: $400 \mu \mathrm{~s}$


* Similar circuit block of the 20-series can also be used.

The TTM delivers trigger pulses only when the output level of the GA 11 is at "positive low".

On-off control with a dual positive gate inverter 2GI 10* and a gate amplifier GA 11, safety-catch operation

Supply: 12 V dc power supply unit


The TTM delivers trigger pulses only when the output level of the 2GI 10 is at "positive high" and at the same time that of the GA 11 is at "positive low".

Conduction-angle control (10-170 $)$ with a phase shift module PSM, and a gate amplifier GA 11, safety-catch operation

Supply: 12 V dc power supply unit


The TTM deliverstrigger pulses only when the output of the GA 11 is at "positive low".

[^57]Electronic fusing facility with a dual positive gate inverter 2GI 10 *

Supply: $12 \mathrm{~V}_{\mathrm{dc}}$ power supply unit


As the TTM delivers trigger pulses only when the output level of the 2GI 10 (FF 10, etc.) is at "positive high", fusing is obtained by making excess thyristor current switch 2GI 10 output to zero.

On-off control with a 2 .NOR 60

Supply: Norbit supply unit


The TTM delivers trigger pulses only when the output level of the 2 . NOR 60 is high.

## Single pulse output

For some applications single trigger pulse facility is of interest. This can be achieved when a suitable negative transient is available to reset a flip-flop e.g. FF 10 thereby stopping the TTM. The recovery time is approximately $500 \mu \mathrm{~s}$.


Control during a number of a.c. mains cycles
A feature in some power dosing applications can be obtained by having the output level of the 2GI 10, FF 10 etc. at "positive high" for a number of mains cycles only. This can be achieved by counting the mains "zero crossings" in a preset counter. Up on reaching the preset number, a negative going transient stops the TTM.

## APPLICATION SUGGESTIONS

Automatic proportional speed control of an a.c. motor (see the figure on next page). A metal disc, which has been attached to the motor shaft turns through the gap of a vane switched oscillator (VSO). In this way a pulse shaped voltage is obtained from the VSO of which the repetition frequency will be proportional to the motor speed. The output signal of the VSO drives a one-shot multivibrator (OS 11) via a pulse shaper (PS 10).
The outputs of the OS 11 give pulses with a duration of $150 \mu \mathrm{~s}$ and with a repetition frequency which is proportional to the motor speed. If this signal is integrated in the proper way the voltage level will be proportional to the frequency and so to the motor speed. The integrated signal of output $Q_{2}$ of the OS 11 gives a positive voltage level. If this voltage level is higher than a certain value preset with the potentiometer of $2.5 \mathrm{k} \Omega$, the transistor ASY 27 will be cut off.
This transistor is capable to charge the external capacitor ( 220 nF ) of the timer unit (TU 10) quickly.
The delay time of the TU 10 can vary between 1 and 11 ms , dependent on the value of the collector current of the ASY 27.
At the moment of the zero crossings of the mains voltage the TU 10 is triggered (so every 10 ms if the mains frequency is 50 Hz ).
The thyristor trigger module (TTM) drives the two thyristors in the conducting state during the time the output level of the TU 10 is at "positive low" $(0 \mathrm{~V})$.
(Via the dual positivegate inverter 2 GI 10 this gives a "positive high"signal, +12 V , at the terminals 4 and 5 of the TTM).
In the case the motor speed is lower than the required value the base current of the ASY 27 increases and in turn the collector current increases too, so that the external capacitor of the TU 10 will be charged quickly. The delay time of the TU 10 decreases through which the thyristors are driven in the conducting state sooner and the motor will run faster.
Is the motor speed higher than the required value, the base current and the collector current of the ASY 27 decrease and the delay time of the TU 10 increases. Within the period of 10 ms the output level of the TU 10 will be at "positive low" during a shorter time, through which the thyristors will come in the conducting state later and the motor will run slower.


On-off control of traffic light flasher
The multivibrator switches the TTM on and off. The switching frequency is determined by the circuit constants of the multivibrator.


Cycle counting control for spotwelding
In the spotwelding technique it is necessary to dose accurately the energy put into the weld, especially when handling small pieces of work.
With this cycle counting control it is possible to set the welding time to $1,2,3$ or 4 cycles of the mains.
The thyristors are controlled by a thyristor trigger module (TTM), moreover the conduction angle can be determined by connecting the output terminal of a phase shift module (PSM) to the TTM. The thyristors are conducting when the output level of the cycle counting control and the output level of the PSM are simultaneously at "positive high" (See next page).

The circuit can be started by pressing a push-
 botton. The flip-flop FF 10 is used to prevent the bouncing of the contacts influencing the circuit. The 50 Hz pulses are obtained from ana.c. voltage ( $15 \mathrm{~V}, 50 \mathrm{~Hz}$ ), which is halfwave rectified and subsequently pulse shaped by the pulse shaper PS 10. A low-pass filter is used to suppress interference signals of higher frequencies. In the figure below the time sequence diagram is given. The output level of flip-flop FF 12-B is at "positive high" during 1,2,3 or 4 cycles when the switch is in the position $1,2,3$ or 4 respectively.



Power supply for transmitter, $800 \mathrm{Vdc}, 8.5 \mathrm{~A}$




A 48839-2
Power control unit.
Thyristors triggered by 4 TTM's are used for mains switching.

## THUMBWHEEL SWITCHES



2428A
$\leq 50 \mathrm{~m} \Omega$
-25 to $+85^{\circ} \mathrm{C}$.

## APPLICATION

These thumbwheel switches have been developed to be used as pre-set devices in digital control systems in which numerical information is handled.

CONSTRUCTION

Housing

Contact springs
Contact surface
Terminals
Thumbwheel

Thumbwheel detent

Printed wiring boards
Type identification
shock resistant polycarbonate colour: grey (facade mounting) black (block mounting)
heat-treated copper beryllium
721 rolled alloy ( $70 \%$ gold, $20 \%$ silver, $10 \%$ copper) tinplated brass suited for soldering or mini wirewrap
high grade plastic, colour black; provided with white figures or signs
copper beryllium spring with low wear molybdenum bisulfide doped snap
glass-epoxy; goldplated tracks
catalog number is given on the closing strip at the rear, type abbreviation on housing

Dimensions in mm


Fig. 1. Switch for facade mounting.


Fig.2. Switch for block mounting.

## TECHNICAL PERFORMANCE

Working voltage
Test voltage for $1 \mathrm{~min}{ }^{*}$ )
Insulation resistance, measured at $100 \mathrm{~V}_{\mathrm{dc}}{ }^{*}$ )
Current switching capacity in
purely resistive circuits
$\geq 10^{8} \Omega$
$50 \mathrm{~V}_{\mathrm{dc}}$
$500 \mathrm{~V}_{\mathrm{dc}}$
$0.1 \mathrm{~A}_{\mathrm{dc}}$

[^58]Maximum current carrying capacity
Contact resistance measured at $20 \mathrm{mV}, 0.1 \mathrm{~A}, 1 \mathrm{kHz}$
Losses ( $\tan \delta$ ), measured at 1 MHz between any terminal and all others connected together to earth
Capacitance, measured at 1 MHz between any pair of terminals and between any terminal and all others connected together to earth Operating temperature range Storage temperature range Humidity
Life
Operating torque
ater 20000 rotations
Dimensions of the figures on the thumbwheel
Weight
$0.5 \mathrm{~A}_{\mathrm{dc}}$
$\leq 50 \mathrm{~m} \Omega$
$\leq 25.10^{-4}$
$\leq 15 \mathrm{pF}$
$-25^{\circ}$ to $85^{\circ} \mathrm{C}$
$-40^{\circ}$ to $85^{\circ} \mathrm{C}$
in conformity with IEC 68, test C, 21 days in excess of 100000 complete rotations, at a rate of $1 \mathrm{step} / \mathrm{s}$
250 to 750 gcm
150 to 650 gcm
6 x 4 mm , line thickness 0.8 mm approximately 30 g

## FACADE MOUNTING

The switches can be mounted in panels with a thickness up to 4 mm by means of mounting façades and the screws and washers supplied (see Fig.3.) When the panel thickness is less than 4 mm , additional washers must be used between the panel and the switch. The following mounting façades, giving facilities for mounting up to 10 switches, are available (Fig.4).

| mounting façade | number of switches | catalog number |
| :---: | :---: | :---: |
| FMF 1 | 1 | 431102780598 |
| FMF 2 | 2 | 431102780608 |
| FMF 3 | 3 | 431102780618 |
| FMF 4 | 4 | 431102780628 |
| FMF 5 | 5 | 431102780638 |
| FMF 6 | 6 | 431102780648 |
| FMF 7 | 7 | 431102781163 |
| FMF 8 | 8 | 431102781173 |
| FMF 9 | 9 | 431102781183 |
| FMF10 | 10 | 431102781193 |



Fig. 3.
The dimensions of the necessary panel holes are indicated in Fig.5; the outline of the mounting façade is indicated by a dash line.


Fig.5. ( $\mathrm{n}=$ number of switches)

## BLOCK MOUNTING

Type BM switches, which do not require a front facade, can be "block mounted" by means of mounting brackets and 3 mm tie rods, and can be supplied coupled in master-slave arrangements. Accessories include:
a) BM CLO, catalog number 431102782141
(a blank housing suitable as distance piece for future extension, for housing slave switches or ancillary circuits, or for engraving)
b) BM SEP, catalog number 431102782161
(a spacer suitable for left and right hand mounting)
c) BM EXT, catalog number 431102782151
(end piece suitable for left and right hand mounting)


Fig.6. Spacers and end piece


Fig. 7. Panel cut-out

SURVEY OF TYPES

|  | description | abbreviation | index | $\left.\begin{array}{\|c\|} 431102 \\ \text { facade } \\ \text { mounting } \end{array} \right\rvert\,$ | block ounting |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 position 2 pole switch 10 position 1 pole switch 2 position 4 pole sign switch 2 position 2 pole sign switch 2 position 4 pole sign switch 2 position 2 pole sign switch 2 position 4 pole sign switch 2 position 2 pole sign switch 2 position 4 pole sign switch 2 position 2 pole sign switch 2 position 4 pole sign switch 2 position 2 pole sign switch | $\begin{aligned} & 10 \mathrm{P} 2 \mathrm{C} \\ & 10 \mathrm{P} 1 \mathrm{C} \\ & 2 \mathrm{P} 4+- \\ & 2 \mathrm{P} 2+- \\ & 2 \mathrm{P} 4 \mathrm{x} \div \\ & 2 \mathrm{P} 2 \mathrm{x} \div \\ & 2 \mathrm{P} 401 \\ & \text { 2P201 } \\ & \text { 2P4MA } \\ & \text { 2P2MA } \\ & \text { 2P4AvAr } \\ & \text { 2P2AvAr } \end{aligned}$ | $\left.\begin{array}{ll} 0 & -9 \\ 0 & -9 \\ +, & - \\ +, & - \\ x, & \vdots \\ x, & \div \\ 0.1 \\ 0.1 \\ M, & A^{*} \\ M, & A \end{array}{ }^{*}\right)$ | $\begin{aligned} & 82201 \\ & 82321 \\ & 82231 \\ & 82341 \\ & 82311 \\ & 82351 \\ & 82281 \\ & 82361 \\ & 82291 \\ & 82371 \\ & 82301 \\ & 82381 \end{aligned}$ | $\begin{aligned} & 82521 \\ & 82401 \\ & 82641 \\ & 82601 \\ & 82651 \\ & 82611 \\ & 82661 \\ & 82501 \\ & 82671 \\ & 82621 \\ & 82681 \\ & 82631 \end{aligned}$ |
|  | ```decoding switch 1248 negative logic decoding switch 1248 positive logic decoding switch 1242 (jump at 8) negative logic (Berkeley code) decoding switch 1242 (jump at 8) positive logic (Berkeley code) decoding switch 1248 negative logic \({ }^{* * *}\) ) decoding switch 1248 positive logic \({ }^{* * *}\) ) decoding switch 1242 (jump at 8) negative logic \({ }^{* * *}\) ) decoding switch 1242 (jump at 8) positive logic \({ }^{* * *}\) ) decoding switch 2 out of \(5+\) 2 out of 2``` | $\begin{aligned} & 1248 \mathrm{~N} \\ & 1248 \mathrm{P} \\ & 1242 \mathrm{~N} \\ & 1242 \mathrm{P} \\ & 1248 \mathrm{~N} / \mathrm{C} \\ & 1248 \mathrm{P} / \mathrm{C} \\ & 1242 \mathrm{~N} / \mathrm{C} \\ & 1242 \mathrm{P} / \mathrm{C} \\ & 2522 \end{aligned}$ | $\begin{aligned} & 0-9 \\ & 0-9 \\ & 0-9 \\ & 0-9 \\ & 0-9 \\ & 0-9 \\ & 0-9 \\ & 0-9 \\ & 0-9 \text { plus } \\ & \text { blank } \end{aligned}$ | $\begin{aligned} & 82221 \\ & 82251 \\ & 82211 \\ & 82241 \\ & 82451 \\ & 82431 \\ & 82441 \\ & 82421 \end{aligned}$ | 82391 82411 82711 82721 82541 82551 82571 82581 82771 |
|  | coding switch 1248 <br> coding switch 1242 (jump at 8) <br> coding switch $1248{ }^{* * * *)}$ <br> coding switch 1242 (jump at 8)****) <br> coding switch 1248 | $\begin{aligned} & 1248 \mathrm{C} \\ & 1242 \mathrm{C} \\ & 1248 \mathrm{C} / \mathrm{C} \\ & 1242 \mathrm{C} / \mathrm{C} \\ & 1248 \mathrm{~S} \end{aligned}$ | $\begin{array}{rrr} 0 & -9 \\ 0 & -9 \\ 0 & -9 \\ 0 & -9 \\ 0 & -9 \end{array}$ | $\begin{aligned} & 82271 \\ & 82261 \\ & 82471 \\ & 82461 \end{aligned}$ | $\begin{aligned} & 82531 \\ & 82701 \\ & 82561 \\ & 82591 \\ & 82511 \end{aligned}$ |

Note: The contacts of all switches break before make.
*) "Start" and "Stop" for latin-based languages.
**) "Forward" and "Reverse" for latin-based languages.
${ }^{* * *}$ ) Switch decodes 9 -complement of decimal digit on thumbwheel.
****) Switch encodes 9-complement of decimal digit on thumbwheel.

## DIAGRAMS AND TERMINAL LOCATION

10P2C


Fig. 9
$\underline{2 \mathrm{P} 4+-}$


Fig. 11

10P1C


Fig. 10
$\underline{2 \mathrm{P} 2+-}$


Fig. 12
$\underline{2 P 4 x} \div$
As diagram of Fig. 11 but with $x$ and $\div$ instead of + and - respectively. $2 \mathrm{P} 2 \times \div$
As diagram of Fig. 12 butwith $x$ and $\div$ instead of + and - respectively.
2P401
As diagram of Fig. 11 but with 0 and 1 instead of + and - respectively.

2P201
As diagram of Fig. 12 but with 0 and 1 instead of + and - respectively. $\underline{2 \mathrm{P} 4 \mathrm{MA}}$
As diagram of Fig. 11 but with $M$ ("marche") and A ("arrêt") instead of + and -respectively.
$\underline{2 \mathrm{P} 2 \mathrm{MA}}$
As diagram of Fig. 12 but with M ("marche") and A ("arrêt") instead of + and - respectively.

## 2P4AvAr

As diagram of Fig. 11 but with Av ("avant") and Ar ("arrière") instead of + and - respectively.

2 P 2 AvAr
As diagram of Fig. 12 butwith Av ("avant") and Ar (arrière") instead of + and - respectively.

1248 N


Fig. 13
1248P


Fig. 14

1242 N


Fig. 15
1242 P


Fig. 16

Truth table

| Index | 1 | 2 | 4 | 2 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 1 | 1 | 0 | 0 |
| 4 | 0 | 0 | 1 | 0 |
| 5 | 1 | 0 | 1 | 0 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 | 0 |
| 8 | 0 | 1 | 1 | 1 |
| 9 | 1 | 1 | 1 | 1 |

For truth table, see above

1248N/C


Fig. 17
1248P/C


Fig. 18

1242N/C


Fig. 19
1242P/C


Fig. 20


Fig. 21

## 1248C



Truth table

| Index | 1 | 2 | 4 | 8 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 1 | 1 | 0 | 0 |
| 4 | 0 | 0 | 1 | 0 |
| 5 | 1 | 0 | 1 | 0 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 | 0 |
| 8 | 0 | 0 | 0 | 1 |
| 9 | 1 | 0 | 0 | 1 |

Fig. 22

## 1242 C



Truth table

| Index | 1 | 2 | 4 | 2 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 1 | 1 | 0 | 0 |
| 4 | 0 | 0 | 1 | 0 |
| 5 | 1 | 0 | 1 | 0 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 | 0 |
| 8 | 0 | 1 | 1 | 1 |
| 9 | 1 | 1 | 1 | 1 |

Fig. 23
1248C/C


Truth table

| Index | 1 | 2 | 4 | 8 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 1 | 1 | 1 | 0 |
| 3 | 0 | 1 | 1 | 0 |
| 4 | 1 | 0 | 1 | 0 |
| 5 | 0 | 0 | 1 | 0 |
| 6 | 1 | 1 | 0 | 0 |
| 7 | 0 | 1 | 0 | 0 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 0 | 0 | 0 | 0 |

Fig. 24

1242C/C


Truth table

| Index | 1 | 2 | 4 | 2 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 2 | 1 | 1 | 1 | 0 |
| 3 | 0 | 1 | 1 | 0 |
| 4 | 1 | 0 | 1 | 0 |
| 5 | 0 | 0 | 1 | 0 |
| 6 | 1 | 1 | 0 | 0 |
| 7 | 0 | 1 | 0 | 0 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 0 | 0 | 0 | 0 |

Fig. 25

1248 S


Truth table

| Index | 1 | 2 | 4 | 8 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 1 | 1 | 0 | 0 |
| 4 | 0 | 0 | 1 | 0 |
| 5 | 1 | 0 | 1 | 0 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 | 0 |
| 8 | 0 | 0 | 0 | 1 |
| 9 | 1 | 0 | 0 | 1 |

Fig. 26

## MINIATURE THUMBWHEEL SWITCHES



## APPLICATION

These miniature thumbwheel switches have been developed for use as preset devices in digital systems which have to handle numerical data.

The dimensions are considerably smaller than those of standard switches and allow for easy operation.

## CONSTRUCTION

## Housing

Contact springs
Contact surface

## Terminals

Thumbwheel
Thumbwheel detent
Printed-wiring board

## Stacking

Type identification
black shock-resistant polycarbonate
heat-treated copper beryllium
721 alloy balls ( $70 \%$ gold. $20 \%$ silver, $10 \%$ copper)
holes or tin plated pins for wire wrapping
polycarbonate
steel spring
glass epoxy, gold plated tracks on nickel
switch housings are provided with
"snap in" hooks to eliminate tie bolts catalogue number suffix is given on the rear of the switch, type abbreviation on top of the housing

## Dimensions in mm


Spacer

| Dimensions in the drawings are in mm |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| mm |  |  |  |  |
| inches |  |  |  |  |
| 2.5 |  |  |  |  |
| 5.5 |  |  |  |  |



Terminal pitch (complementary types)

$\begin{array}{ll}\begin{array}{l}\text { Weight }\end{array} & \begin{array}{l}\text { approx. } 7 \mathrm{~g} \\ \text { Numerals } \\ \text { size } 5 \times 3 \mathrm{~mm} \\ \text { line thickness } 0.6 \mathrm{~mm}\end{array}\end{array}$


| Dimensions in the drawing are in mm |  |
| :---: | :---: |
| mm | inches |
| 3.5 | 0.138 |
| 4 | 0.158 |
| 5.5 | 0.217 |
| 8 | 0.315 |
| 14 | 0.551 |
| 15 | 0.591 |
| 20 | 0.787 |
| 23 | 0.906 |

## TECHNICAL PERFORMANCE

Working voltage
Test voltage for $1 \mathrm{~min} .{ }^{*}$ )
Dielectric strength at air pressure of 20 mbar
Insulation resistance.
measured at 100 V d.c. ${ }^{*}$ )
Current switching capacity
in purely resistive circuits
Maximum current carrying capacity
Contact resistance measured at 10 mA
Capacitance measured at 1 MHz between one terminal and all others connected to earth
Standard gate resistor
Operating temperature range
Storage temperature range
Life

Operating torque
Quality control tests:
IEC 68, test A (cold)
test B (dry heat)
test C (damp heat)
test F (vibration)

60 V d.c.
500 V d.c.

400 V d.c.
$>10^{9} \Omega$
$0.1 \mathrm{Ad.c}$.
2 A d.c.
$<100 \mathrm{~m} \Omega$
$<10 \mathrm{pF}$
$3900 \Omega$
$-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
in excess of 100000 complete rotations at a rate of $1 \mathrm{step} / \mathrm{s}$
100 to 200 gcm
*) Between any pair of terminals and between any terminal and all others connected together.

SURVEY OF TYPES


Note: The contacts of all switches break before make.
*) Terminal style: $M=$ without pins (solder direct to track plate)
MW = with pins (for wire wrapping)

## DIAGRAMS AND TERMINAL LOCATION

## M10P1C



MW10P1C



## M10P2C



## M1248/N



MW1248/N


Truth table




MW1248/P



Truth table

|  | 1248 | $\overline{1} \overline{2} \overline{4} \overline{8}$ |
| :---: | :---: | :---: |
| 0 | 0000 | 1111 |
| 1 | 1000 | 0111 |
| 2 | 0100 | 1011 |
| 3 | 1100 | 0011 |
| 4 | 0010 | 1101 |
| 5 | 1010 | 0101 |
| 6 | 0110 | 1001 |
| 7 | 1110 | 0001 |
| 8 | 0001 | 1110 |
| 9 | 1001 | 0110 |

7258392


M1248/PC


MW1248/PC


Truth table

|  | 1248 | $\overline{1} \overline{2} \overline{4} \overline{8}$ |
| :---: | :---: | :---: |
| 0 | 0000 | 1111 |
| 1 | 1000 | 0111 |
| 2 | 0100 | 1011 |
| 3 | 1100 | 0011 |
| 4 | 0010 | 1101 |
| 5 | 1010 | 0101 |
| 6 | 0110 | 1001 |
| 7 | 1110 | 0001 |
| 8 | 0001 | 1110 |
| 9 | 1001 | 0110 |



MW 1248

Truth table

|  | 1248 |
| :---: | :---: |
| 0 | 0000 |
| 1 | 1000 |
| 2 | 0100 |
| 3 | 1100 |
| 4 | 0010 |
| 5 | 1010 |
| 6 | 0110 |
| 7 | 1110 |
| 8 | 0001 |
| 9 | 1001 |



MW1248/C

Truth table

|  | 1248 | $\overline{1} \overline{2} \overline{4} \overline{8}$ |
| :---: | :---: | :---: |
| 0 | 0000 | 11111 |
| 1 | 1000 | $\begin{array}{lllll}0 & 1 & 1\end{array}$ |
| 2 | 0100 | 1011 |
| 3 | 1100 | 0011 |
| 4 | 0010 | 110 |
| 5 | 1010 | 0101 |
| 6 | 0110 | 1001 |
| 7 | 1110 | 0001 |
| 8 | 0001 | 1110 |
| 9 | 1001 | 0110 |



## CONTENTS

|  |  | page |
| :---: | :---: | :---: |
| Preface |  | 7 |
| CIRCUIT BLOCKS 100 kHz SERIES |  |  |
| Introduction |  | A3 |
| Construction |  | A5 |
| Design considerations and reliability |  | A7 |
| Test specifications |  | A9 |
| The design of a circuit with circuit blocks |  | A11 |
| Some practical circuits |  | A17 |
| Operational notes |  | A35 |
| Electrical interference and appropriate counter-measures |  | A43 |
| Loading table |  | A53 |
| Flip-flop FF 1 | 272200100001 | A57 |
| Flip-flop FF 2 | 272200100011 | A61 |
| Flip-flop FF 3 | 272200100021 | A65 |
| Flip-flop FF 4 | 272200100031 | A69 |
| Dual negative gate 2.3 N 1 | 272200101001 | A73 |
| Dual negative gate 2.2 N 1 | 272200101011 | A75 |
| Dual positive gate 2.3P1 | 272200102001 | A77 |
| Dual positive gate 2.2P 1 | 272200102011 | A79 |
| Dual pulse logic 2.PL 1 | 272200103001 | A81 |
| Dual pulse logic 2.PL 2 | 272200103011 | A85 |
| Emitter follower/inverter amplifier |  |  |
| EF 1/IA 1 | 272200107001 | A89 |
| Dual emitter follower 2. EF 1 | 272200105001 | A91 |
| Dual inverter amplifier 2.IA 1 | 272200106001 | A95 |
| Dual emitter follower 2.EF 2 | 272200105011 | A99 |
| Dual inverter amplifier 2.IA 2 | 272200106011 | A103 |
| Pulse shaper PS 1 | 272200111001 | A107 |
| Pulse shaper PS 2 | 272200111011 | Alll |
| Positive reset unit PR 1 | 272200122001 | A117 |
| One-shot multivibrator OS 1 | 272200110001 | A 121 |
| One-shot multivibrator OS 2 | 272200110011 | A125 |
| Pulse driver PD 1 | 272200113011 | A131 |
| Power amplifier PA 1 | 272203200011 | 'A137 |
| Decade counter DC 1 | 272200900001 | A141 |
| Dual decade counter 2. DCA 2 | 272200900011 | A147 |
| Reversible counter BCA 1 | 272200900021 | A153 |
| Decade counter and numerical indicator tube driver assembly DCA 3 | 272200900031 | A159 |
| Dual numerical indicator tube driver assembly 2.ID 1 | 272200905001 | A167 |

Accessories for circuit blocks 100 kHz -Series
Power supply unit
Printed -wiring board for four
units PA 1, PAA 1 $\quad 272215100011 \quad$ Al75

Experimenters' printed-wiring boards

Printed-wiring board
Experimenters' printed-wiring board
Printed-wiring board
Printed-wiring board
Experimenters' printed-wiring board
Experimenters' printed-wiring boards
Locking tag
432202634900
432202634910 A183
432202634920 Al85
432202634940 Al87
432202634960 A189
432202636310 Al91
432202638620 A193
432202638630
432202638690 A195
A197
Stickers
A199

## CIRCUIT BLOCKS 1-SERIES

Introduction B3
Construction B7
Characteristics B9
Test specifications Bll
Input and output data B13
Flip-flop FF $3 \quad 272200100021 \quad$ B15
Flip-flop FF 4
Dual negative gate 2.3 N 1
272200100031 B19
Dual negative gate 2.2 N 1
272200101001 B23
Dual pulse logic 2. PL 2
Dual gate inverter 2.GI 1
Pulse shaper PS 2
Positive reset unit PR 1
One-shot multivibrator OS 2
Pulse driver PD 1
Power amplifier PA 1
Dual decade counter 2.DCA 2
272200101011
B25
272200103011 B27
272200108001 B31
$272200111011 \quad$ B49
272200122001 B55
272200110011 B59
272200113011 B65

Reversible counter BCA 1
Decade counter and numerical indicator tube driver assembly DCA 3

272203200011 B71
$272200900011 \quad$ B75

Dual numerical indicator tube driver assembly 2 .ID 1

272200905001 B95

## Accessories for circuit blocks 1-Series

$\begin{array}{ll}\text { Power supply unit } & 272215100011\end{array}$
Printed-wiring board for four units PA 1, PAA 1

432202633630
Printed-wiring board for four units PD 1, PDA 1

432202634710
B109

| Experimenters' printed-wiring boards | 432202634900 |  |
| :--- | :--- | :--- |
|  | 432202634910 | B111 |
| Printed-wiring board | 432202634920 | B113 |
| Experimenters' printed-wiring board | 432202634940 | B115 |
| Printed-wiring board | 432202634960 | B117 |
| Printed-wiring board | 432202636310 | B119 |
| Experimenters' printed-wiring board | 432202638620 | B121 |
| Experimenters' printed-wiring boards | 432202638630 |  |
|  | 432202638690 | B123 |
| Locking tag | 432202633690 | B125 |
| Stickers |  |  |

CIRCUIT BLOCKS FOR FERRITE CORE MEMORY DRIVE

| Introduction |  | C3 |
| :--- | :--- | :--- |
| Dual selection switch 2.SS 1 | 272200114001 | C5 |
| Selection gate SG 1 | 272200104001 | C9 |
| Pulse generator PG 1 | 272200112001 | C11 |
| RA 2 A | 272200109011 | C15 |
| Read amplifier RA 2 B | 272200109021 |  |

## CIRCUIT BLOCKS 10-SERIES

Introduction ..... D3
Construction ..... D5
Characteristics ..... D7
Test specifications ..... D9
Time definitions ..... D11
Input and output data ..... D15
Dual positive gate inverter amplifier 2. GI 10 272200408001 ..... D17
Dual positive gate inverter amplifier 2. GI 11 272200408011 ..... D21
Dual positive gate inverter amplifier 2. GI 12 272200408021 ..... D25
Flip-flop FF 10272200400001D29
Flip-flop FF 11272200400011D33
Flip-flop FF 12Dual trigger gate 2.TG 13Dual trigger gate 2.TG 14Quadruple trigger gate 4.TG 15Timer unit TU 10272200400021D39
272200415001 ..... D45
272200415011 ..... D49
272200415021 ..... D53
272200418001 ..... D57
Gate amplifier GA 11
One-shot multivibrator OS 11D63
Pulse driver PD 11
Pulse shaper PS 10
Relay driver RD 10
Relay driver RD 11
Power amplifier PA 10
D69
272200410011
D75
272200413011 ..... D81
272200416001 ..... D85
272200416011 ..... D89
272203200021 ..... D93
Numerical indicator tube driver ID 10

Decade counter and numerical
indicator tube driver assembly DCA 10
Dual decade counter and numerical
indicator tube driver assembly 2.DCA 11

Dual decade counter assembly 2.DCA 12
Reversible decade counter and numerical indicator tube driver assembly BCA 10
Dual shift register assembly 2.SRA 10
Reversible shift register assembly RSR 10
Accessories for circuit blocks 10 -Series
Power supply unit
Printed-wiring board for four units PA 10
Printed-wiring board
Experimenters' printed-wiring board
Experimenters' printed-wiring boards
Printed-wiring board of DCA 10
Printed-wiring board of 2.DCA 11
Printed-wiring board of 2. DCA 12
Printed-wiring board of BCA 10
Printed-wiring board of 2.SRA 10
Printed-wiring board of RSR 10
Locking cap
Stickers
272215100021
432202638680
D215
432202638680 D219
432202634950 D221
432202636270 D223
432202638600
432202638610 D225
432202638700 D227
432202638710 D229
432202638720 D231
432202638730 D233
432202638740 D235
432202638750
D237
432202632150
D239
D241

CIRCUIT BLOCKS 20-SERIES
Introduction E3
Construction E5
Characteristics E7
Test specifications E9
Input and output data E11
Dual gate inverter 2. GI 20
272200508001
E13
Dual gate inverter 2.GI 21
Dual gate inverter 2. GI 22
Flip-flop FF 20
272200508011
E17
272200508021
E21
Flip-flop FF 22
Flip-flop FF 23
Dual trigger gate 2.TG 23
One-shot multivibrator OS 20
272200500001
E25
272200500011 E27
272200500021 E31
272200515001 E35
272200510001
E37
Pulse shaper PS 20
Dual line driver 2.LD 21
Dual line receiver 2. LR 22
272200511001
E41
272200521001
E45
272200519011
E51
Pulse driver PD 21

Accessories for circuit blocks 20-Series

| Experimenters' printed-wiring boards | 432202638660 |  |
| :--- | :--- | :--- |
|  | 432202638670 | E61 |
| Locking cap | 432202632150 | E63 |
| Stickers |  | E65 |

## CIRCUIT BLOCKS 40-SERIES

| Introduction |  |  | F3 |
| :--- | :--- | :--- | :--- |
| Operational amplifier | DOA 40 | 272201001011 | F5 |
| Differential amplifier | DOA 42 | 933101930112 | F13 |
| Differential zero detector | DZD 40 | 272201000001 | F21 |
| Phase shift module | PSM 40 | 272201002001 | F35 |
| Stickers |  | 432202671951 | F43 |

## COUNTER MODULES 50-SERIES

Introduction G3
Construction G7
Characteristics G15
Test specifications G17
Loading table G19
Numerical indicator counter NIC $50 \quad 272200703001$ G23
Reversible indicator counter RIC 50 G722 00704001
Memory indicator driver MID 50 272200705001 G37

Sign indicator driver
Triple NOR gate
Quadruple NOR gate
Pulse shaper and reset unit
Lamp/relay driver
Printer drive unit
Decade counter and divider
Power supply unit
Empty case assembly
SID 50
3.NOR 50
4.NOR 51

PSR 50
LRD 50
PDU50A
PDU50B
DCD 50
PSU 50
ECA 50
Accessories for counter modules 50-Series
Mounting accessories
Flexible printed-wiring HCS 50,HSS 50
VCS 50,VSS 50 G91
Stickers
G93
NORBITS 60-SERIES AND 61-SERIES
60-Series Norbits
Introduction
Construction H7
Test specifications H9
Characteristics and definitions H11
Input and output data H13

Dual four input NOR gate
Quadruple $2 \times 2+2 \times 3$ input NOR gate Dual inverter amplifier
Dual low power amplifier
Timer
Dual switch filter
Power amplifier
61-Series Norbits
Introduction
Universal power amplifier
Dual trigger transformer
Rectifier and synchronization assembly
Dual NOR -gate with diode-resistor networks
Differential amplifier
Accessories for Norbits
Breadboard block
Experimenters' printed-wiring board
Logic supply unit
0.5 A mains filter

2 A mains filter
Power supply units
Experimenters'printed-wiring boards
Experimenters'printed-wiring boards
Printed-wiring board
Printed-wiring board for UMC60,
Thyristor trigger transformer
Universal mounting chassis
Stickers for the 60-Series
Stickers for the 60-Series
Stickers for the 60-Series
Wiring layout stickers for the 60 -Series
Wiring layout stickers for the 61 -Series

| 2.NOR 60 | 272200800001 | H15 |
| :--- | :--- | :--- | :--- |
| 4.NOR 60 | 272200800011 | H19 |
| 2.IA 60 | 272200801001 | H23 |
| 2. LPA 60 | 272203200041 | H27 |
| TU 60 | 272200803001 | H31 |
| 2.SF 60 | 272200802001 | H35 |
| PA 60 | 272203200031 | H37 |

H43
UPA $61 \quad 272203200071$ H45
TT $61 \quad 272203200081 \quad$ H49
RSA $61 \quad 272200805001$ H53
2.NOR 61272200800021 H55

DOA 61272200804001 H59

| BB 60 | 9390 | 198 | 00002 |
| :--- | :--- | :--- | :--- | H65

## CIRCUIT BLOCKS 90-SERIES

| Introduction |  | J3 |  |
| :--- | :--- | :--- | :--- |
| Construction |  | J5 |  |
| Test specifications |  | $\mathrm{J7}$ |  |
| Characteristics and definitions |  | J 9 |  |
| Input and output data | FF 90 | 271300100001 | J 11 |
| Flip-flop | $2 . T G 90$ | 271300100002 | J 13 |
| Twin-trigger gate | PS 90 | 271300100003 | J 23 |

Construction J5
Test specifications J7
Characteristics and definitions J9
Input and output data
Flip-flop
Twin-trigger gate
Pulse shaper

FF $90 \quad 271300100001$ J13
J23

INPUT/OUTPUT DEVICES

| Introduction |  |  | K3 |
| :--- | :--- | :--- | :--- | :--- |
| Vane switched oscillator | VSO | 272203100001 | K5 |
| Iron vane switched reed | IVSR | 272203100011 | K13 |
| Electronic proximity detector <br> Miniature electronic proximity <br> detector | EPD | 272203100021 | K17 |
| Magnetic proximity detector | EPD 60 | 272203100091 | K25 |
| Photo-electric detector | MPD | 272203100031 | K29 |
| Lamp unit | CSPD | 272203100041 | K33 |
| Light interruption probe | 1 MLU | 272203100051 | K37 |
| Thyristor trigger module | LIP 1 | 272203100081 | K39 |
| Thumbwheel switches | TTM | 272203200001 | K43 |
| Miniature thumbwheel switches |  | $431102782 \ldots$ | K59 |

# A Circuit blocks 100 kHz Series 

## B Circuit blocks 1-Series

C Circuit blocks for ferrite core memory drive
D Circuit blocks 10-Series
E Circuit blocks 20-Series
F Circuit blocks 40-Series

## G Counter modules 50-Series

H Norbits 60-Series, 61-Series
J Circuit blocks 90-Series
K Input/output devices


[^0]:    *) To be used in case of inductive load.
    **) The transistors have to be mounted on a heatsink (see relevant transistor data).

[^1]:    ${ }^{1}$ ) Related to the type of semiconductor as used in the circuit blocks and dependent on the current flowing through the diodes. In calculations on the levels the most unfavourable limit of the values given has to be applied.

[^2]:    1) See note 1 on previous page
    2) See note 2 on previous page
[^3]:    ${ }^{1}$ ) The sign is positive when the current flows towards the circuit
    ${ }^{2}$ ) These data apply to the most adverse working condition for a combination of units, namely to supply voltages $V N=-5.4 \mathrm{~V}$ and $V_{P}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures represent absolute maximum values.

[^4]:    ${ }^{1}$ ) See note 1 on previous page

[^5]:    ${ }^{1}$ ) The sign is positive when the current flows towards the circuit
    ${ }^{2}$ ) These data apply to the most adverse working conditions for a combination of units, namely to a supply voltage $V_{p}=+6.6 \mathrm{~V}$. Unless differently spec. ified, all the voltage and current figures quoted represent absolute maximum values.

[^6]:    1) The sign is positive when the current flows towards the circuit
    ${ }^{2}$ ) These data apply to the most adverse working conditions for a combination of units, namely to a supply voltage $V_{p}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.
[^7]:    ${ }^{1}$ ) These data apply to the most adverse working condition for a combination of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $V_{P}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures represent absolute maximum values.

[^8]:    ${ }^{1}$ ) The sign is positive when the current flows towards the circuit

[^9]:    1) The sign is positive when the current flows towards the circuit
    ${ }^{2}$ ) These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_{N}=-5.4 \mathrm{~V}$ and $V_{P}=+6.6 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.
[^10]:    1) See note 1 on previous page
    ${ }^{2}$ ) See note 2 on previous page
    ${ }^{3}$ ) See note 3 on previous page
[^11]:    1) Use dependent on application
[^12]:    ${ }^{2}$ ) See note 3 on page A 104
    $\left.\left.{ }^{1}\right)^{3}\right)^{5}$ ) See corresponding notes on previous page

[^13]:    1) The sign is positive when the current flows towards the circuit.
[^14]:    ${ }^{1}$ ) The sign is positive when the current flows towards the circuit.
    ${ }^{2}$ ) These data apply to the most adverse working condition for a combination of units, namely to a supply voltage $V_{N}=-5.4 \mathrm{~V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

[^15]:    ${ }^{1}$ ) The sign is positive when the current flows towards the circuit.

[^16]:    ${ }^{1}$ ) When a gate resistor between point X and $\mathrm{V}_{\mathrm{N}}$ is used, the negative gate input current has to be added.
    ${ }^{2}$ ) When a gate resistor is used, 0.7 xd .c. input current of the negative gate has to be added.

[^17]:    $\mathrm{C}_{\mathrm{w}}$ in nF .

    Note $n=$ number of inputs, switching from " 1 " to " 0 " level simultaneously.

[^18]:    1) This is the current flowing to the input of the OS2 during the input pulse after decay of the output pulse, if the duration of the input pulse is longer.
    2) 

    The recovery time $t_{2}$ is starting at the trailing edge of $V_{A}$ when $t_{1}>t_{0}$ and at the trailing edge of $V_{Q 2}$ when $t_{0}>\dagger_{1}$

[^19]:    *Of section "Time definitions 10 -series circuit blocks".

[^20]:    * The maximum leakage current of the external capacitor must be less than $20 \mu \mathrm{~A}$. The working voltage of the external capacitor must be $>25 \mathrm{~V}$.

[^21]:    *Section "Time definitions" of "Circuit blocks 10-Series".

[^22]:    * Between 0 and $-25^{\circ} \mathrm{C}$ to be derived by linear interpolation

[^23]:    *Section "Time definitions" of "Circuit blocks 10-Series".

[^24]:    ${ }^{\mathrm{x}}$ ) Section "Time definitions" of "Circuit blocks 10-Series".

[^25]:    *) Section "Time definitions" of "Circuit blocks 10-Series".

[^26]:    * Section "Time definitions" of "Circuit blocks 10-Series".

[^27]:    * Section "Time definitions" of "Circuit blocks 10 -series".

[^28]:    * Section "Time definitions" of "Circuit blocks 10-Series".

[^29]:    * Section "Time definitions" of "Circuit blocks 10-Series".

[^30]:    *Section "Time definitions" of "Circuit blocks 10 series".

[^31]:    * Section "Time definitions" of "Circuit blocks 10-Series".

[^32]:    * Section "Time definitions" of "Circuit blocks 10-Series".

[^33]:    *Section "Time definitions" of "Circuit blocks 10-Series".

[^34]:    * Section "Time definitions" of "Circuit blocks 10-Series".

[^35]:    * Section "Time definitions" of "Circuit blocks 10 -Series".

[^36]:    * Section "Time definitions" of "Circuit blocks 10-Series".

[^37]:    1) The max. length of the cable is 15 meter for a cable with characteristics as specified in Note 1.
[^38]:    1) The max. length of the cable is 15 meter for a cable with characteristics as specified in Note 1.
[^39]:    ${ }^{1}$ ) Transient data applicable when driven from a LD21 via a cable with a length of max. 15 meter.

[^40]:    1) The max. length of the cable is 15 meter for a cable with characteristics as specified in Note 1.
[^41]:    ( $\mathrm{n}=$ number of switches)

[^42]:    *) For this purpose printer drive units PDU50A and PDU50B are available.

[^43]:    *) See also loading table.

[^44]:    *) See also loading table.

[^45]:    *) See also loading table.

[^46]:    1) Not used inputs returned to 0 -volt line.
    2) At $V_{S}=30 \mathrm{~V}$.
[^47]:    ${ }^{1}$ ) Not used inputs returned to 0 -volt line.
    ${ }^{2}$ ) At $V_{S}=30 \mathrm{~V}$.

[^48]:    1) This load is permissible only if the input switched between " 0 " and " 1 " levels by a preceding 60 Series unit or other true digital input, avoiding excessive dissipation during transitions.
[^49]:    *) Connections as in Note 2 above.

[^50]:    ${ }^{1}$ ) Not used inputs returned to 0 -volt line .
    2) At $V_{S}=30 \mathrm{~V}$

[^51]:    1) Terminal number of circuit block inserted in PWB62

    Pin number of is connected.
    ${ }^{3}$ ) Pin number of male F054 connector (see photograph) to which track on the "components side" (bearing type number) is connected.

[^52]:    ${ }^{1}$ ) This drive unit has also been specified as the drive required on one input of a NOR60 (with all other inputs returned to 0 -volt line) to bring the output at ' 0 ' level.

[^53]:    ${ }^{*}$ ) Reversal of supply voltage will damage the detector.

[^54]:    *) With long cables between EPD and subsequent electronics RC decoupling of interference can be employed.

[^55]:    *) Accidental polarity reversal is not destructive.

[^56]:    ${ }^{1}$ ) For specification purposes use is made of a glass disc carrying a (chromium) mark and space pattern.
    Mark width and space width are each 1 mm . Marks are arranged radially and have a length of 5 mm . Disc is located in gap so as to bring mark in center of gap. Actual length of focal line is 2 mm approximately.

[^57]:    * Similar circuit block of the 20 -series can also be used.

[^58]:    *) Between any pair of terminals and between any terminal and all others connected together.

